![[RTEMS Logo]](/images/logo.png){kind=logo}
| Version 8 (modified by Sh, on 01/13/14 at 14:11:33) (diff) |
|---|
SMP
Table of Contents
Status
The SMP support for RTEMS is work in progress. Basic support is available for ARM, PowerPC, SPARC and Intel x86.
Requirements
No public requirements exist currently.
Design Issues
Low-Level Start
Status
The low-level start is guided by the per-CPU control state Per_CPU_Control::state. See also _Per_CPU_Change_state() and _Per_CPU_Wait_for_state().
File:rtems-smp-low-level-states.png?
Future Directions
Get rid of _CPU_Context_switch_to_first_task_smp() and use _CPU_Context_restore() instead since this complicates things. This function is only specific on SPARC other architectures like ARM or PowerPC do not need it. The low-level initialization code of secondary processors can easily set up the processor into the right state.
Implementation
= Testing =
References
<references/>
Attachments (5)
-
rtems-smp-affinity.png (33.8 KB) - added by Amar Takhar on 02/10/15 at 13:46:41.
Add missing image.
-
rtems-smp-events.png (122.3 KB) - added by Amar Takhar on 02/10/15 at 13:46:51.
Add missing image.
-
rtems-smp-isr-1.png (34.7 KB) - added by Amar Takhar on 02/10/15 at 13:47:10.
Add missing image.
-
rtems-smp-isr-2.png (48.5 KB) - added by Amar Takhar on 02/10/15 at 13:47:19.
Add missing image.
-
rtems-smp-low-level-states.png (34.0 KB) - added by Amar Takhar on 02/10/15 at 13:47:28.
Add missing image.
Download all attachments as: .zip
