Timeline



01/01/21:

14:34 Ticket #4208 (RSB: GMP not configured correctly in MSYS in newlib build step) created by rmueller
I had issues with a Cxc cross-compiled toolchain (ARM) on Windows so I …

12/29/20:

04:17 Changeset in rtems [a582ab3] by Justin Covell <jujugoboom@…>
Set last_comp_version correctly in new dtb and fix potential version issues in fdt_open_into Changes in v3: - Remove noop version sets - Set version correctly on loaded fdt in fdt_open_into Fixes: f1879e1a50eb ("Add limited read-only support for older (V2 and V3) device tree to libfdt.") Signed-off-by: Justin Covell <jujugoboom@…> Message-Id: <20201229041749.2187-1-jujugoboom@…> Signed-off-by: David Gibson <david@…>

12/23/20:

19:33 Changeset in rtems [7696533] by Chris Johns <chrisj@…>
cpukit: Merge FreeBSD values for the priorities It seems we need valid values or assumptions in the FreeBSD about these values breaks some of the code. Closes #4207
19:07 Ticket #4207 (PZERO define in RTEMS is wrong) created by Chris Johns
Our libbsd support in RTEMS defines PZERO to be zero. FreeBSD …
09:25 Changeset in rtems [828ea6e] by Sebastian Huber <sebastian.huber@…>
Update header.am

12/22/20:

12:45 Ticket #4206 (aarch64/xilinx_zynqmp_lp64 does not run with RTEMS_DEBUG enabled) created by Sebastian Huber
qemu-system-aarch64 -serial null -serial mon:stdio -machine …
12:10 Changeset in rtems [016bcb3] by Sebastian Huber <sebastian.huber@…>
bsps/arm: Rely on initialized vector table The arm_cp15_set_exception_handler() is a complicated function which should be avoided if possible. Update #4202.
12:00 Changeset in rtems [9f3a08e] by Sebastian Huber <sebastian.huber@…>
bsps: Use header file for GIC architecture support This avoids a function call overhead in the interrupt dispatching. Update #4202.
10:51 Changeset in rtems [be5eee57] by Sebastian Huber <sebastian.huber@…>
libdebugger: Fix for Armv8-R This architecture variant has no MMU. Update #4202.
06:17 Changeset in rtems-docs [58bf83e] by Sebastian Huber <sebastian.huber@…>
user: Mention use of LLVM

12/21/20:

21:26 Changeset in rtems-libbsd [68e79b6]6-freebsd-12 by Kinsey Moore <kinsey.moore@…>
zynq: Add support for SDHCI devices
16:12 Changeset in rtems-source-builder [d3dc0bc] by Sebastian Huber <sebastian.huber@…>
6/7: Update unstable RTEMS 6/7 tool chain
15:07 Changeset in rtems-central [e92890a] by Sebastian Huber <sebastian.huber@…>
validation: Fix test case
14:55 Changeset in rtems-central [86f6e9d] by Sebastian Huber <sebastian.huber@…>
modules: Update rtems
14:50 Changeset in rtems-central [b2cd13b] by Sebastian Huber <sebastian.huber@…>
validation: Print samples in performance tests
12:13 Changeset in rtems [39ef7e5] by Sebastian Huber <sebastian.huber@…>
bsps: Fix includes Update #4202.
09:08 Changeset in rtems [23d9223a] by Sebastian Huber <sebastian.huber@…>
bsps/arm: Invalidate TLB in start.S Update #4202.
08:40 Changeset in rtems [46a3c04] by Sebastian Huber <sebastian.huber@…>
bsps/arm: Remove optional start hook arguments The start hook arguments are not used by a BSP. Removing them avoids the need for a stack during the very early system initialization. Update #4202.
07:08 Changeset in rtems [b32fd227] by Sebastian Huber <sebastian.huber@…>
bsps/arm: Add arm-data-cache-loop-set-way.h This makes it possible to reuse this loop. Update #4202.
06:29 Changeset in rtems [76a1a53] by Sebastian Huber <sebastian.huber@…>
bsps/arm: Invalidate branch predictors earlier Make sure the branch predictors are invalidated before the first branch is executed. Update #4202.
06:13 Changeset in rtems-source-builder [1af2038] by Sebastian Huber <sebastian.huber@…>
6/7: Update unstable RTEMS 6/7 tool chain
05:39 Changeset in rtems-source-builder [ea77e18] by Sebastian Huber <sebastian.huber@…>
expat: Disable shared libraries This should ensure that GDB is linked using the static libexpat.a built by the RSB.

12/18/20:

21:57 Changeset in rtems-source-builder [649beb4] by Jiri Gaisler <jiri@…>
devel/sis: Update to 2.26
21:00 Changeset in rtems [e164df5e] by Sebastian Huber <sebastian.huber@…>
bsps/arm: Clear SCTLR[M, I, A, C] in start.S Initialize the data and unified cache levels. Invalidate the instruction cache levels. Update #4202.
09:11 Changeset in rtems [272534e] by Sebastian Huber <sebastian.huber@…>
bsps/arm: Set VBAR in start.S Set the VBAR to the vector table in the start section before bsp_start_hook_0() is called to earlier handle exceptions in RTEMS. Set the VBAR to the normal vector table in start.S for the main processor. Secondary processors set it in bsp_start_hook_0(). Update #4202.
Note: See TracTimeline for information about the timeline view.