Changes between Version 2 and Version 3 of TBR/BSP/Rbtx4925


Ignore:
Timestamp:
Aug 1, 2006, 2:53:20 AM (15 years ago)
Author:
Brucer
Comment:

Legend:

Unmodified
Added
Removed
Modified
  • TBR/BSP/Rbtx4925

    v2 v3  
    55
    66TX4925 Features:
    7  - Toshiba TX49/H3 Core
     7 - Toshiba TX49/H2 Core
    88 - 200 MHz Max. Operating Frequency
    99 - On-chip IEEE754-compliant single/double precision FPU
    1010 - Selectable Little Endian or Big Endian mode
    1111 - 32 bit data bus
     12 - External Bus Controller (6 channel)
    1213 - SDRAM Controller (4 channels)
    13  - DMA Controller (8 channels)
     14 - DMA Controller (4 channels)
    1415 - PCI Controller
    1516 - NAND Flash Memory Controller
     
    1819 - Serial I/O port (2 channels)
    1920 - Timer/Counter (3 channels)
    20  - Parallel I/O Port (Max. 16 bits)
     21 - 44-bit up-counter RTC
     22 - Parallel I/O Port (Max. 32 bits)
     23 - PCMCIA Interface (2 slot)
    2124 - AC-Link Controller
    2225 - Interrupt Controller