Notice: We have migrated to GitLab launching 2024-05-01 see here: https://gitlab.rtems.org/

Changes between Version 34 and Version 35 of TBR/BSP/Psim


Ignore:
Timestamp:
12/02/10 20:27:00 (14 years ago)
Author:
E.begov
Comment:

Legend:

Unmodified
Added
Removed
Modified

  • TBR/BSP/Psim

    v34 v35  
    6060 * L3 Cache: 2MB
    6161
     62Flash Memory
     63 * Type: EEPROM, on-board programmable
     64 * Capacity: 8MB via two 56-pin TSOP sockets; 32MB
     65soldered Flash
     66 * Write Protection: 32MB of surface-mount Flash is write-
     67protectable via jumper
     68
     69
     70
    6271= Board Setup =
    6372