Changes between Version 2 and Version 3 of TBR/BSP/Ppc405ex


Ignore:
Timestamp:
Jan 9, 2009, 2:21:14 AM (11 years ago)
Author:
Mhamel
Comment:

Legend:

Unmodified
Added
Removed
Modified
  • TBR/BSP/Ppc405ex

    v2 v3  
    77|Manufacturer = AMCC/UDTech
    88|Architecture = PowerPC
    9 |CPU_model    = PPC405EXr
    10 |Aliases      =
     9|CPU_model    = PPC405EX/EXr
     10|Aliases      = kileaua
    1111|RAM          = 256M
     12|NICs         = 1/2
     13|Serial_ports = 2
    1214}}
    1315
     
    1618This BSP is known to work (4.9.1) on the Haleakala board (PPC405EXr, one Ethernet port) and should function on the Kileaua board (same board, PPC405EX and two Ethernet ports).
    1719
    18 Work on a network for the PPC405EX/EXr/GP/GPr is underway (it works, but needs testing)
     20The BSP has a few lines of code writing to an onboard FPGA which are specific to the Haleakala/Kileaua boards, but is otherwise suitable as a generic 405EX/EXR platform.
     21
     22Work on a network interface for the PPC405EX/EXr/GP/GPr is underway (it functions, but needs testing)