Changes between Version 2 and Version 3 of TBR/BSP/Orp
- Timestamp:
- 01/12/13 07:18:45 (11 years ago)
Legend:
- Unmodified
- Added
- Removed
- Modified
-
TBR/BSP/Orp
v2 v3 6 6 |Manufacturer = OpenCores 7 7 |image = ADSP BF537 STAMP color dark.jpg 8 |Board_URL = http://opencores.org/or1k/OR1 K:Community_Portal8 |Board_URL = http://opencores.org/or1k/OR1200_OpenRISC_Processor 9 9 |Architecture = OpenRISC 10 10 |CPU_model = 32-bit Scalar (Harvard microarchitecture) 11 11 |Monitor = uBoot, uMon 12 |Simulator = Yes. [wiki:Developer/Simulators/SkyEye Skyeye] 12 |Simulator = Yes. [wiki:Developer/Simulators/SkyEye Skyeye] FPGA or ASIC 13 13 |Aliases = none 14 14 |RAM = Not Found