Changes between Version 18 and Version 19 of TBR/BSP/Nios2_iss
- Timestamp:
- 12/18/11 19:18:10 (12 years ago)
Legend:
- Unmodified
- Added
- Removed
- Modified
-
TBR/BSP/Nios2_iss
v18 v19 52 52 53 53 '''CFI Flash Interface''' 54 54 55 The Altera CFI-compliant flash memory controller core controls an external flash device (Intel). This flash device stores both application program code and FPGA configuration data. With 16 MByte capacity, it is possible to store multiple configuration images in flash memory and configure the FPGA with one of the images. 55 56 = Block diagram =