= Niagara =


<!-- When filling in the box, 
  + Try to include links to other Wiki pages and websites. 
  + If a field is not applicable, not setting the variable will result in it not being displayed
  + If Simulator is not set, then No. is displayed.

-->

{{Infobox BSP
|BSP_name     = OpenSPARC T1
|Manufacturer = Sun Microsystems / OpenSparc
|image        = ultrasparct1.jpg
|caption      = UltraSPARC T1
|Board_URL    = http://www.opensparc.net/opensparc-t1/index.html
|Architecture = SPARC-V9
|CPU_model    = Niagara
|Monitor      = 
|Simulator    = Yes. Simics, M5
|Aliases      = 
|RAM          = XXX MB
|NVMEM        = 
|Serial       = 
|NICs         = 
|Other        = 
}}
= Overview =


Describe the board here.  Include links to manuals, brochures, etc.

Niagara is a 64-bit SPARC processor conforming to the UltraSPARC Architecture 2005 specification of SPARC v9, which will be referred to as sun4v.  Architectures conforming to the original SPARC v9 are referred to as sun4u, which in this discussion also includes the Joint Programming Specification (JPS) compliant processors.

This BSP is in development. Sources are available from the [http://code.google.com/p/rtemssparc64/ rtemssparc64] Google Code repository.  This BSP is on target to merge during development of RTEMS 4.11, and a patch set is planned for independent release against 4.10.
= Manuals =

[http://opensparc-t1.sunsource.net/specs/UA2005-current-draft-P-EXT.pdf UltraSPARC Architecture 2005 Specification]

[http://opensparc-t1.sunsource.net/specs/UST1-UASuppl-current-draft-P-EXT.pdf UltraSPARC T1 (TM) supplement to UltraSPARC Architecture 2005 Specification]

[http://developers.sun.com/solaris/articles/sparcv9abi.html Register ABI Compliance]
= Board Setup =


If there are special jumper or ROM monitor settings, describe them.
= Downloading and Executing =


Describe the download procedure.
= Debugging =


How do you debug code on this board?  What gdb setup?  BDM, stub, etc?

=Test Reports=



{{Navbox_BSPs}}