Notice: We have migrated to GitLab launching 2024-05-01 see here: https://gitlab.rtems.org/

Changes between Version 26 and Version 27 of TBR/BSP/Niagara


Ignore:
Timestamp:
11/07/18 05:29:54 (6 years ago)
Author:
shashvat jain
Comment:

Fixed Infobox

Legend:

Unmodified
Added
Removed
Modified

  • TBR/BSP/Niagara

    v26 v27  
    99-->
    1010
    11 {{Infobox BSP
    12 |BSP_name     = niagara (OpenSPARC T1)
    13 |Manufacturer = Sun Microsystems / OpenSparc
    14 |image        = ultrasparct1.jpg
    15 |caption      = UltraSPARC T1
    16 |Board_URL    = http://www.opensparc.net/opensparc-t1/index.html (or)
    17                 http://www.7-cpu.com/cpu/T1.html
    18 |Architecture = SPARC-V9
    19 |CPU_model    = sun4v (1.0 GHz to 1.4 GHz)
    20 |Simulator    = Yes. Simics, M5
    21 |Aliases      = UltraSPARC T1
    22 |RAM          = 8 GB/16 GB
    23 |NVMEM        = 80 GB Hard Disk
    24 |Serial       = 1 serial port
    25 |Video        = http://www.youtube.com/watch?v=ZCX03bU8TSM
    26 }}
     11== Infobox BSP ==
     12||'''BSP_name'''          ||niagara (OpenSPARC T1)||
     13||'''Manufacturer'''      ||Sun Microsystems / OpenSparc||
     14||'''image'''             ||ultrasparct1.jpg||
     15||'''caption'''           ||UltraSPARC T1||
     16||'''Board_URL'''         ||[http://www.opensparc.net/opensparc-t1/index.html](or)[http://www.7-cpu.com/cpu/T1.html]||
     17||'''Architecture'''      ||SPARC-V9||
     18||'''CPU_model'''         ||sun4v (1.0 GHz to 1.4 GHz)||
     19||'''Simulator'''         ||Yes. Simics, M5||
     20||'''Aliases'''           ||UltraSPARC T1||
     21||'''RAM'''               ||8 GB/16 GB||
     22||'''NVMEM'''             ||80 GB Hard Disk||
     23||'''Serial'''            ||1 serial port||
     24||'''Video'''             ||http://www.youtube.com/watch?v=ZCX03bU8TSM||
     25
     26
     27
    2728= Overview =
    2829