Changes between Version 14 and Version 15 of TBR/BSP/Mbx860_002


Ignore:
Timestamp:
Dec 17, 2011, 2:34:30 AM (8 years ago)
Author:
Ivaylo
Comment:

/* Processor */

Legend:

Unmodified
Added
Removed
Modified
  • TBR/BSP/Mbx860_002

    v14 v15  
    2020
    2121
    22 The MPC860 processor is especially well-suited for applications involving communications and networking systems. The CPU on the MPC860 is a 32-bit PowerPC™ implementation incorporating memory management units (MMUs) and instruction/data caches.It has a communications processor module that includes an Interprocessor-Integrated Controller (I2C) channel for data exchanges between the MPC860 and other ICs with I2C capability — microcontrollers, LCD displays, real-time clock devices, etc. The MPC860’s memory controller supports all available types of memory. Its PCMCIA controller supports up to two PCMCIA sockets (one is implemented on the MBX) and a real-time clock.
     22The MPC860 processor is especially well-suited for applications involving communications and networking systems. The CPU on the MPC860 is a 32-bit PowerPC™ implementation incorporating memory management units (MMUs) and instruction/data caches.It has a communications processor module that includes an Interprocessor-Integrated Controller (I2C) channel for data exchanges between the MPC860 and other ICs with I2C capability — microcontrollers, LCD displays, real-time clock devices, etc.
     23The MPC860’s memory controller supports all available types of memory. Its PCMCIA controller supports up to two PCMCIA sockets (one is implemented on the MBX) and a real-time clock.
    2324= DRAM =
    2425