Changes between Version 3 and Version 4 of GSoC/2017/RTEMS_for_HiFive1


Ignore:
Timestamp:
Aug 16, 2017, 12:00:23 AM (2 years ago)
Author:
Denis Obrezkov
Comment:

--

Legend:

Unmodified
Added
Removed
Modified
  • GSoC/2017/RTEMS_for_HiFive1

    v3 v4  
    1515== Board Overview ==
    1616
    17 = Tms570 =
    18 
    19 ||BSP Information
     17||BSP Information ||
    2018||BSP_name     || HiFive1 (FE310-G000)
    21 ||Manufacturer || SiFive
     19||Manufacturer || !SiFive
    2220||Board_URL    || https://www.sifive.com/documentation/boards/hifive1/hifive1-overview/
    2321||Architecture || RISC-V
    2422||Piveleged ISA|| 1.9
    25 ||CPU_model    || SiFive Freedom E310 (FE310)
     23||CPU_model    || !SiFive Freedom E310 (FE310)
    2624||Simulator    || Yes (spike)
    2725||RAM          || 16 KB Instruction Cache, 16 KB Data Scratchpad