Timeline



06/09/14:

23:41 Changeset in rtems-tools [c8f4ba6]4.104.115 by Chris Johns <chrisj@…>
rt: Update the documentation.
14:27 Changeset in rtems [19260fb]4.115 by Martin Boretto <martin.boretto@…>
bsp/lpc176x: New BSP

06/07/14:

14:31 GSoC/2013/Testing edited by Marcinbujar
(diff)
14:30 GSoC/2013/Testing edited by Marcinbujar
(diff)
14:30 GSoC/2013/Testing edited by Marcinbujar
(diff)
14:26 Developer/Projects/Open/TestingImprovements edited by Marcinbujar
(diff)
14:25 GSoC/2013/Testing edited by Marcinbujar
(diff)

06/06/14:

12:54 Changeset in rtems [c1072919]4.115 by Sebastian Huber <sebastian.huber@…>
Revert "bsps/powerpc: Fix potential relocation truncation" This reverts commit d9ff8b3e687a0ec56cac6463ba01ba7775eccd41. It is not that simple: https://sourceware.org/ml/binutils/2014-06/msg00062.html On Fri, Jun 06, 2014 at 01:31:48PM +0200, Sebastian Huber wrote: > On 2014-06-06 13:23, Sebastian Huber wrote: > >Ok, so this "cmplwi cr0, rX, ppc_exc_lock_std@sdarel" is illegal, > >since > >ppc_exc_lock_std@sdarel is signed and the immediate is unsigned > >16-bit? The > >assembler doesn't issue a warning about this. > > > >Exists there a way to rescue this cmplwi hack without relaxing the > >overflow > >checks? > > Hm, sorry, it was surprisingly simple. This works: > > "cmplwi cr0, rX, ppc_exc_lock_std@sdarel@l" > > I was not aware that you can add several @ in a row. That is the wrong thing to use here. sdarel@l translates to a VLE reloc which applies to a split 16-bit field in VLE insns. You want cmpwi cr0, rX, ppc_exc_lock_std@sdarel to properly compare a 16-bit signed number from sym@sdarel. Note that the assembler does error if you write something like cmplwi 3,-30000 or cmpwi 3,40000 so what the linker is now doing is extending this behaviour to link time.
11:35 Changeset in rtems [d9ff8b3e]4.115 by Sebastian Huber <sebastian.huber@…>
bsps/powerpc: Fix potential relocation truncation See also https://sourceware.org/ml/binutils/2014-06/msg00059.html On Fri, Jun 06, 2014 at 11:01:10AM +0200, Sebastian Huber wrote: > I performed a git bisect and found this: > > 93d1b056cb396d6468781fe0e40dd769891bed32 is the first bad commit > commit 93d1b056cb396d6468781fe0e40dd769891bed32 > Author: Alan Modra <amodra@…> > Date: Tue May 20 11:42:42 2014 +0930 > > Rewrite ppc32 backend .sdata and .sdata2 handling Hmm, I'm surprised that your git bisect found this patch. Was _SDA_BASE_ set differently before this? > 0x00000000000dfc00 _SDA_BASE_ > 0x00000000000d7f78 ppc_exc_lock_std > 4b8: 28 05 00 00 cmplwi r5,0 > 4ba: R_PPC_SDAREL16 ppc_exc_lock_std ppc_exc_lock_std@sdarel will be calculating 0xd7f78 - 0xdfc00 which is 0xf...fff8378, and that falls foul of commit 86c9573369616e7437481b6e5533aef3a435cdcf Author: Alan Modra <amodra@…> Date: Sat Mar 8 13:05:06 2014 +1030 Better overflow checking for powerpc32 relocations cmplwi has an *unsigned* 16-bit field, and we now check the overflow properly. I wonder how many more of these we'll hit, and whether the uproar will be enough that I'll be forced to relax the checks?

06/05/14:

14:38 Changeset in rtems [dc44de7]4.115 by Sebastian Huber <sebastian.huber@…>
bsps/arm: Fix TLB invalidation for ARMv7-A
14:19 Changeset in rtems [c19342a7]4.115 by Sebastian Huber <sebastian.huber@…>
bsps/arm: Fix Cortex-A9 MPCore clock driver The nanoseconds extension returned wrong values on secondary processors since some of the global timer registeres are banked. Use global variables instead.
12:29 Ticket #2180 (_TOD_Get_with_nanoseconds() is broken on SMP) created by Sebastian Huber
We have Timestamp_Control *_TOD_Get_with_nanoseconds( …
11:22 Changeset in rtems [2d3caccf]4.115 by Sebastian Huber <sebastian.huber@…>
bsps/arm: Define ARM_CP15_TEXT_SECTION Define ARM_CP15_TEXT_SECTION to BSP_START_TEXT_SECTION so that the start code is in the right section.
09:40 Changeset in rtems [66a2409d]4.115 by Sebastian Huber <sebastian.huber@…>
bsps/arm: Add ARM_CP15_TEXT_SECTION Allow users of this header file to optionally place the inline functions into a non-standard section.
09:19 Changeset in rtems [9a1bab2]4.115 by Sebastian Huber <sebastian.huber@…>
score: _Per_CPU_State_wait_for_non_initial_state() Replace _Per_CPU_State_wait_for_ready_to_start_multitasking() with _Per_CPU_State_wait_for_non_initial_state(). Implement this function.
09:17 Changeset in rtems [be3c257]4.115 by Sebastian Huber <sebastian.huber@…>
score: Avoid NULL pointer access Check that the executing thread is not NULL in _Scheduler_Tick(). It may be NULL in case the processor has an optional scheduler assigned and the system was not able to start the processor.
08:28 Changeset in rtems [c952ecab]4.115 by Sebastian Huber <sebastian.huber@…>
score: Delete SMP_FATAL_SHUTDOWN_EARLY Sort enum lexicographically.
08:03 Changeset in rtems [1468d70]4.115 by Sebastian Huber <sebastian.huber@…>
bsp/altera-cyclone-v: Enable unified L2 cache
08:03 Changeset in rtems [2a1d86c]4.115 by Sebastian Huber <sebastian.huber@…>
bsp/altera-cyclone-v: Move SMP support
08:01 Changeset in rtems [40599e7e]4.115 by Sebastian Huber <sebastian.huber@…>
bsps/arm: Change L2 cache initialization Do not touch the L1 caches since they have been initialized by the start hooks.
06:41 Changeset in rtems [8fb685b]4.115 by Sebastian Huber <sebastian.huber@…>
bsp/altera-cyclone-v: Simplify start hooks Use arm_a9mpcore_start_hook_0(). The L2 cache is now disabled.
06:32 Changeset in rtems [d0a8f513]4.115 by Sebastian Huber <sebastian.huber@…>
bsps/arm: Add all level data cache invalidation
06:31 Changeset in rtems [def03ae]4.115 by Sebastian Huber <sebastian.huber@…>
bsps/arm: Typo

06/04/14:

18:39 TBR/BSP/Lpc176x edited by Martin.boretto
/* Test Reports */ (diff)
18:33 TBR/BSP/Lpc176x edited by Martin.boretto
/* Test Reports */ (diff)
18:27 Changeset in rtems-schedsim [1f3e974] by Jennifer Averett <jennifer.averett@…>
schedsim_smppriority_affinity: Resolve problem in expected files.
18:06 WikiStart edited by Gedare
/* RTEMS Developer Information */ (diff)
18:04 WikiStart edited by Gedare
/* RTEMS Developer Information */ (diff)
18:01 WikiStart edited by Gedare
/* RTEMS Developer Information */ (diff)
15:08 Changeset in rtems-schedsim [cdf219c] by Joel Sherrill <joel.sherrill@…>
schedsim/rtems/Makefile.am: Resync with RTEMS source
14:02 Changeset in rtems [e7e92da]4.115 by Daniel Hellstrom <daniel@…>
DEVFS04: make test work on LEON3-FT GR712RC The LEON3 BSP have support for up to 8 termios consoles, the LEON3-FT GR712RC uses 6 UARTs. This does not take into account the BSP maximum devices instead it is hardcoded to 6. This patch increases it the maximum devices of DEVFS04 from 6 to 10.
13:34 Changeset in rtems [330ccc5]4.115 by Sebastian Huber <sebastian.huber@…>
bsp/altera-cyclone-v: Change default baud Use value for standard U-Boot.
13:33 Changeset in rtems [82054c80]4.115 by Sebastian Huber <sebastian.huber@…>
bsp/altera-cyclone-v: Use NOLOAD for nocache sec
12:22 Changeset in rtems [47cf1add]4.115 by Daniel Hellstrom <daniel@…>
LEON3: devfs free nodes must be sized .. according to the maximum number of termios ports which is 8. Since LEON3 uses PnP to find how many UARTs there are present we must make sure worst case work. The current maximum of 4 free nodes caused for example the GR712RC with its 6 UARTs to fail during devfs02 test.
09:37 Changeset in rtems-source-builder [c6cc169]4.104.114.95 by Chris Johns <chrisj@…>
sb: Support Linux Mint. This support is provided by m86k-user <linux.jutten@…>.
09:23 Changeset in rtems [f82752a4]4.115 by Daniel Hellstrom <daniel@…>
Let CPU/BSP Fatal handler have access to source Without the source the error code does not say that much. Let it be up to the CPU/BSP to determine the error code reported on fatal shutdown. This patch does not change the current behaviour, just adds the option to handle the source of the fatal halt.
09:21 Changeset in rtems [44fbca3]4.115 by Sebastian Huber <sebastian.huber@…>
bsps/arm: Simplify L1 caches support Delete superfluous/incorrect interrupt disable/enable.
09:17 Changeset in rtems-source-builder [11e7146]4.104.114.95 by Chris Johns <chrisj@…>
sb: Fix FreeBSD compiler support. Only add the bracket flag if clang is being used.
09:12 Changeset in rtems [9fa88124]4.115 by Sebastian Huber <sebastian.huber@…>
bsp/altera-cyclone-v: Simplify MMU config table
09:07 Changeset in rtems [82850b8]4.115 by Sebastian Huber <sebastian.huber@…>
bsps/arm: Cortex-A9 MPCore start Invalidate entire branch predictor array.
08:05 Changeset in rtems [e87ccf5]4.115 by Sebastian Huber <sebastian.huber@…>
bsps/arm: Cortex-A9 MPCore start Enable SCU only on the boot processor.
08:03 Changeset in rtems [b938108b]4.115 by Sebastian Huber <sebastian.huber@…>
bsps/arm: Cortex-A9 MPCore start Add arm_a9mpcore_start_enable_smp_in_auxiliary_control().
07:56 Changeset in rtems [041bf16]4.115 by Sebastian Huber <sebastian.huber@…>
bsps/arm: Simplify Cortex-A9 MPCore start Add arm_a9mpcore_start_on_secondary_processor(). Rely on error checks in _SMP_Start_multitasking_on_secondary_processor().

06/03/14:

14:27 Changeset in rtems [92635cb]4.115 by Sebastian Huber <sebastian.huber@…>
score: Remove scheduler parameter from most ops Remove the scheduler parameter from most high level scheduler operations like - _Scheduler_Block(), - _Scheduler_Unblock(), - _Scheduler_Change_priority(), - _Scheduler_Update_priority(), - _Scheduler_Release_job(), and - _Scheduler_Yield(). This simplifies the scheduler operations usage.
13:58 Changeset in rtems [4d1f500]4.115 by Sebastian Huber <sebastian.huber@…>
score: Rename _Scheduler_Update() Rename _Scheduler_Update() to _Scheduler_Update_priority(). Add parameter for the new thread priority to avoid direct usage of Thread_Control::current_priority in the scheduler operation.
12:27 Changeset in rtems-schedsim [c8d1dbb] by Jennifer Averett <jennifer.averett@…>
schedsim_smppriority_affinity: New scenarios.
12:25 Changeset in rtems-schedsim [42888e1] by Jennifer Averett <jennifer.averett@…>
schedsim_smpsimple: Add task verification per core to scenario.
12:23 Changeset in rtems-schedsim [4be3859] by Jennifer Averett <jennifer.averett@…>
schedsim_priority: Add priority inheritance scenario.
10:00 Changeset in rtems [f6fc6359]4.115 by Sebastian Huber <sebastian.huber@…>
sptests/spsem03: New test
08:29 Changeset in rtems [8e467384]4.115 by Sebastian Huber <sebastian.huber@…>
score: Replace _Scheduler_Allocate/Free() Replace _Scheduler_Allocate() with _Scheduler_Node_initialize(). Remove the return status and thus the node initialization must be always successful. Rename _Scheduler_Free() to _Scheduler_Node_destroy().
08:24 Changeset in rtems [1d799ad]4.115 by Sebastian Huber <sebastian.huber@…>
rhealstone: Produce proper begin/end messages
06:28 Changeset in rtems [98f2d5c]4.115 by Sebastian Huber <sebastian.huber@…>
libblock: Avoid recursive mutex

06/02/14:

18:34 Developer/Coding/NamingRules edited by Gedare
/* General rules */ (diff)
14:31 Changeset in rtems [8df1f408]4.115 by Christian Mauderer <Christian.Mauderer@…>
score/sparc: Add support for paravirtualization Guest systems in paravirtualization environments run usually in user mode. Thus it is not possible to directly access the PSR and TBR registers. Use functions instead of inline assembler to access these registers if RTEMS_PARAVIRT is defined.
14:15 Changeset in rtems [5abe5a8]4.115 by Christian Mauderer <Christian.Mauderer@…>
smptests/smpthreadlife01: Fix for debug enabled
14:15 Changeset in rtems [1ee0d5f]4.115 by Christian Mauderer <Christian.Mauderer@…>
smptests/smpmrsp01: Fix scheduler ids
12:46 Changeset in rtems [1fc2e960]4.115 by Ralf Kirchner <ralf.kirchner@…>
libblock: Add RTEMS_BDBUF_USE_PTHREAD Use the PTHREAD mutexes and condition variables if available. This helps on SMP configurations to avoid the home grown condition variables via disabled preemption.
12:42 Changeset in rtems [d8ac087]4.115 by Ralf Kirchner <ralf.kirchner@…>
rtems: Avoid copy and paste in confdefs.h Add and use CONFIGURE_POSIX_MUTEXES. Add and use CONFIGURE_POSIX_CONDITION_VARIABLES.
11:26 Changeset in rtems [e640a88]4.115 by Daniel Hellstrom <daniel@…>
remove not updated NEWS file
11:23 Changeset in rtems [7c90670]4.115 by Sebastian Huber <sebastian.huber@…>
arm: Add ARM_MULTILIB_HAS_BARRIER_INSTRUCTIONS
06:01 Changeset in rtems-source-builder [46506f1]4.104.114.95 by Chris Johns <chrisj@…>
config: Fix the check to disable the gdb simulator. Check to see if the macro is defined. If not defined define it with the simulator enabled.

06/01/14:

23:18 Changeset in rtems [3660154]4.115 by Joel Sherrill <joel.sherrill@…>
mrm332: Tests now build and fewer warnings
23:18 Changeset in rtems [6ddc4da]4.115 by Joel Sherrill <joel.sherrill@…>
m68k/shared/misc/memProbe.c: Add prototype to eliminate warning
07:58 Changeset in rtems-source-builder [396db46]4.104.114.95 by Chris Johns <chrisj@…>
config: Update the NIOS2 configuration for the new %source command.
07:57 Changeset in rtems-source-builder [4a315d3]4.104.114.95 by Chris Johns <chrisj@…>
sb: Fix the source option string for getopts.
06:15 Changeset in rtems-tools [984b06d]4.104.115 by Chris Johns <chrisj@…>
config: Fix the name for the xilinx_zynq_a9_qemu bsp.
04:46 Changeset in rtems-tools [8fac58f]4.104.115 by Chris Johns <chrisj@…>
config: Add support for the gdbarmsim for the arm920 BSP.
04:46 Changeset in rtems-tools [288d633]4.104.115 by Chris Johns <chrisj@…>
config: Clean up the qemu configurations.
04:43 Changeset in rtems-tools [60937e1]4.104.115 by Chris Johns <chrisj@…>
test: Strengthen the timeout handling by killing the process.

05/31/14:

10:03 Changeset in rtems-tools [c04a849]4.104.115 by Chris Johns <chrisj@…>
tester: Correctly handle contro-c. Add support to kill running tests if the user presses control-c.

05/30/14:

18:25 Developer/Coding/NamingRules edited by Gedare
/* General rules */ (diff)
18:23 Developer/Coding/NamingRules edited by Gedare
(diff)
18:21 Developer/Coding/NamingRules edited by Gedare
(diff)
18:16 Developer/Coding/NamingRules edited by Gedare
(diff)
18:15 Developer/Coding/NamingRules edited by Gedare
(diff)
18:14 Developer/Coding/NamingRules edited by Gedare
(diff)
18:07 Developer/Coding/NamingRules edited by Gedare
(diff)
17:43 Developer/Coding/NamingRules edited by Gedare
/* User-facing API */ (diff)
17:35 Developer/Coding/NamingRules edited by Gedare
(diff)
17:30 Developer/Coding/NamingRules created by Gedare
/* New page */ Refactored from Coding Conventions.
17:25 Developer/Coding/Compile-time_feature-conditioned_compilation created by Gedare
Created page with "==Compile-Time Conditional Code Features== Some RTEMS features are compile-time dependent and normally can be enabled/disabled via RTEMS build configuration options, for examp..."
00:07 Developer/Coding/Boilerplate_File_Header edited by Gedare
(diff)
00:06 Developer/Coding/Doxygen edited by Gedare
/* Header blocks */ (diff)
00:00 TBR/Website/License edited by Gedare
(diff)

05/29/14:

23:57 Developer/Coding/Boilerplate_File_Header created by Gedare
/* New page */ Refactored from Coding Conventions.
23:11 Changeset in rtems [4d58458]4.115 by Chris Johns <chrisj@…>
bsps/gdbarmsim: Add the missing bspstarthooks.c.
22:38 Changeset in rtems [9cec7add]4.115 by Chris Johns <chrisj@…>
Revert "Ignore emacs backfiles and TAGS." This reverts commit dac56968e343cccfcae46e25805ede1a8d67550a. Use local git ignore for development tool files.
19:39 Changeset in rtems [fad33860]4.115 by Daniel Hellstrom <daniel@…>
LEON3 SMP: support static interrupt affinity Changed LEON3_irq-mp to const also.
19:09 Changeset in rtems [fa40ec52]4.115 by Daniel Hellstrom <daniel@…>
SPARC BSPs: added CPU aware interrupt ctrl operations The LEON2 and ERC32 maps the new macros to CPU0 since they do not support SMP. With the LEON3 a specific CPU's interrupt controller registers can be modified using macros.
17:24 TBR/BSP/Lpc176x edited by Martin.boretto
LPC1768 BSP information, features, debugging and references. (diff)
14:22 GSoC/2013/Testing created by Marcinbujar
Created page with "Project description and results from ESA Summer of Code in Space 2013 coming soon."
14:19 Developer/Projects/Open/TestingImprovements edited by Marcinbujar
(diff)
05:05 Changeset in rtems [bb58190]4.115 by Chris Johns <chrisj@…>
shell: Add rtems_shell_dup_current_env to get a default env. Remove rtems_current_shell_env as this is dangerous because the env can be NULL if used outside of a valid shell with the POSIX key to an env set up. Clean up the usage of rtems_current_shell_env.
00:19 TBR/BSP/Lpc176x edited by Martin.boretto
/* Test Reports */ (diff)
00:17 TBR/BSP/Lpc176x created by Martin.boretto
Created page with "{{Infobox BSP |BSP_name = LPC1768 |Manufacturer = NXP |image = Lpc176x.png |caption = LPC1768 board |Board_URL = http://www.embeddedartists.com/products/lpc..."
00:17 TBR/Website/Board_Support_Packages edited by Martin.boretto
(diff)

05/28/14:

21:53 Changeset in rtems [69c3f076]4.115 by Joel Sherrill <joel.sherrill@…>
rtems/score/thread*.h: Really correct spelling error
21:42 Changeset in rtems [27caaa6]4.115 by Joel Sherrill <joel.sherrill@…>
rtems/score/thread*.h: TERMINTING to TERMINATING
16:11 Changeset in rtems [25f5730f]4.115 by Sebastian Huber <sebastian.huber@…>
score: _Scheduler_Set_affinity() Do not change the scheduler with this function. Documentation. Coding style.
15:56 Changeset in rtems [a92c488]4.115 by Sebastian Huber <sebastian.huber@…>
score: _Scheduler_Get_affinity() Drop scheduler parameter. Coding style.
15:23 Changeset in rtems [d7a1863b]4.115 by Sebastian Huber <sebastian.huber@…>
rtems: Coding style
15:17 Changeset in rtems [5f0ab5cf]4.115 by Sebastian Huber <sebastian.huber@…>
shell: Make rtems_global_shell_env public Provide rtems_global_shell_env as a public read-only variable for backward compatibility.
13:42 Changeset in rtems [dac5696]4.115 by Chris Johns <chrisj@…>
Ignore emacs backfiles and TAGS.
12:47 Changeset in rtems [7280fe3f]4.115 by Ralf Kirchner <ralf.kirchner@…>
bsp/altera-cyclone-v: Cleanup
12:47 Changeset in rtems [12a4d085]4.115 by Ralf Kirchner <ralf.kirchner@…>
bsp/altera-cyclone-v: Reduce size of nocache heap Network mbufs and clusters now are cached. Thus the nocache heap can get reduced to 1 MByte.
12:47 Changeset in rtems [bb70bea1]4.115 by Ralf Kirchner <ralf.kirchner@…>
bsp/altera-cyclone-v: Cache mbufs and clusters
12:47 Changeset in rtems [32c8960]4.115 by Ralf Kirchner <ralf.kirchner@…>
bsp/altera-cyclone-v: Enable L2 cache for network driver
12:47 Changeset in rtems [5fd4e35f]4.115 by Ralf Kirchner <ralf.kirchner@…>
bsp/arm: Broadcast cache maintenances
12:47 Changeset in rtems [dda78f43]4.115 by Ralf Kirchner <ralf.kirchner@…>
bsp/altera-vyclone-v: Broadcast cache maintenances
11:38 Changeset in rtems [3045738]4.115 by Sebastian Huber <sebastian.huber@…>
score: Add resource node to thread control block
11:37 Changeset in rtems [6c7caa1a]4.115 by Sebastian Huber <sebastian.huber@…>
score: Add and use _Thread_Owns_resources()
08:29 Changeset in rtems [6930aa7f]4.115 by Daniel Hellstrom <daniel@…>
SPARC: optimize window overflow trap entry By using a optimized trap entry we can move instructions from the window overflow function into the trap entry vector. By using the saved locals instead of g1 we don't need to save that register temporarily. Also spead out non store instructions inbetween stores to use the write buffer better.

05/27/14:

15:42 Changeset in rtems-schedsim [c19f6a3] by Joel Sherrill <joel.sherrill@…>
Add Simulator for Uniprocessor Simple Priority
15:40 Changeset in rtems-schedsim [ea855c1] by Joel Sherrill <joel.sherrill@…>
Remove ChangeLog? files
15:20 Changeset in rtems-schedsim [e3c15fb] by Joel Sherrill <joel.sherrill@…>
schedsim.c: Verify status of 0
14:52 Changeset in rtems-schedsim [ee66622] by Jennifer Averett <jennifer.averett@…>
schedsim_priority: Fix incorrect expected values in script03.
14:46 Changeset in rtems-schedsim [d9ea4ab] by Jennifer Averett <jennifer.averett@…>
schedsim_smppriority_affinity: Change expected scenaoro filenames to not include path.
14:40 Changeset in rtems-schedsim [b68f8cd] by Jennifer Averett <jennifer.averett@…>
schedsim_smpsimple: Change scenarios to expect verbose output.
14:39 Changeset in rtems-schedsim [d1f9281] by Jennifer Averett <jennifer.averett@…>
schedsim_priority: Change scenario's to expect verbose output.
14:15 Changeset in rtems-schedsim [f6fe059] by Jennifer Averett <jennifer.averett@…>
schedsim_smpsimple: Remove error case from scenario file. Any error now causes tests to stop.
14:06 Changeset in rtems-schedsim [01cb6c9] by Joel Sherrill <joel.sherrill@…>
schedsim.c: Print basename of scenarion and verbose is on by default
14:02 Changeset in rtems [537f7271]4.115 by Daniel Hellstrom <daniel@…>
LEON2: enable exception prinout by default
09:42 Changeset in rtems [a20c114]4.115 by Daniel Hellstrom <daniel@…>
GRETH: remove TCP/UDP HW checksum generation The GRETH doesn't support IP fragments.
09:15 Changeset in rtems [348d1812]4.115 by Daniel Hellstrom <daniel@…>
SPARC: window overflow optimization I see no need for waiting the 3 instruction delay for wim to be written in this case, since the STD after does not depend on WIM
07:15 Changeset in rtems [8343aa41]4.115 by Daniel Hellstrom <daniel@…>
LEON3: enable exception prinout by default

05/26/14:

22:24 Changeset in rtems-schedsim [d36a128] by Joel Sherrill <joel.sherrill@…>
make check now works and reports pass/fail
19:08 Changeset in rtems-schedsim [205f794] by Joel Sherrill <joel.sherrill@…>
Add initial support for make check + Enhance run_scenario to run from build tree. Required specification of both executable and scenario directory + check-local stanzas have first cut at which scenarios to run for each scheduler. TODO: + Verify behavior of each scheduler versus expected output. + Ensure list of scenarios executed is complete and appropriate. For example, SMP schedulers should avoid disable preemption scenarios.
19:01 Changeset in rtems-schedsim [d8918c1] by Joel Sherrill <joel.sherrill@…>
Misc so more scenarios run
18:26 Changeset in rtems-schedsim [e5e757b] by Joel Sherrill <joel.sherrill@…>
_Thread_Dispatch wrapper is now shared between uniprocessor and SMP configurations
18:15 Changeset in rtems-schedsim [968d2b2] by Joel Sherrill <joel.sherrill@…>
Unify printing of heir and executing
17:55 Changeset in rtems-schedsim [246b81f] by Joel Sherrill <joel.sherrill@…>
dispatch is now a shared SMP command
17:46 Changeset in rtems-schedsim [e340e96] by Joel Sherrill <joel.sherrill@…>
current_cpu is now a shared SMP command
17:36 Changeset in rtems-schedsim [ebc54d0] by Joel Sherrill <joel.sherrill@…>
configure.ac: Generate config.h
17:36 Changeset in rtems-schedsim [8f63fbe] by Joel Sherrill <joel.sherrill@…>
shared/smp_stub.c: Correct bug
17:15 Changeset in rtems-schedsim [87c69f3] by Joel Sherrill <joel.sherrill@…>
shared/smp_stub.c: Only one shared version now
17:02 Changeset in rtems-schedsim [24af09a] by Joel Sherrill <joel.sherrill@…>
lookup*.c, main_semobtain.c: Link on uniprocessor again
15:08 Changeset in rtems [70eff78]4.115 by Daniel Hellstrom <daniel@…>
LEON3: coding style clean bsp_irq_fixup()
14:02 Changeset in rtems [9553e7a6]4.115 by Sebastian Huber <sebastian.huber@…>
score: Use Resource Handler for MrsP semaphores This enables proper resource dependency tracking and as a side-effect deadlock detection.
13:22 Changeset in rtems [d6f1ec91]4.115 by Daniel Hellstrom <daniel@…>
SPARC: syscall optimizations and PSR-write fix The last optimization missed was incorrect in regards to PSR write instruction delay must be 3 instructions. New optimizations: * align to 32-byte cache line. * rearrange code into three "blocks" of 4 instructions that is executed by syscall 2 and 3. This is to optimize for 16/32 byte cache lines. * use delay-slot instruction in trap table to reduce by one instruction. * use the fact that "wr %PSR" implements XOR to reduce by one instruction.
12:12 GSoC edited by AoLaD
/* Students' Summer of Code Tracking Table */ (diff)
12:09 GSoC/2014/PortToCortexR4 created by AoLaD
Created page with "Mentors: Pavel Pisa, Joel Sherrill, Jennifer Averett, Daniel Ramirez Students: Premysl Houdek Here should be howto, technical details, graphics and colorful diagrams about my..."
11:48 Changeset in rtems [97d0b9b]4.115 by Chris Johns <chrisj@…>
bsp/gdbarmsim: Switch to the standard arm/shared/startup. Switch to the standard ARM startup code. This requires adding the standard interrupt code. The interrupt code does nothing at this point in time. I do not know if the ARM simulator in GDB supports interrupts.
09:45 Ticket #2179 (Initially locked Priority Ceiling semaphores do not elevate the ...) closed by Sebastian Huber
fixed
01:44 Changeset in rtems [b3fb2ff]4.115 by Chris Johns <chrisj@…>
bsp/gdbarmsim: Change syscall functions to not clash with RTEMS functions. The syscall functions overlapped with RTEMS, for example _write, _read, etc. Change these to be internal to the BSP and avoid any clash with names in RTEMS. Add support for SWI_Write0. Change the console driver to use SWI_Write0. This outputs the character to the host's stdout. Writing to file name 0 is not captured and managed by GDB's simulation code while the SWI_Write0 is. The managed stdout data is encapulated in the MI protocol while writes to file handle 0 are dropped by GDB when in MI mode.
01:40 Changeset in rtems-source-builder [3a0e561]4.104.114.95 by Hesham ALMatary <heshamelmatary@…>
Add support for building rtems-or1k tool-chain - fixed Configuration files get the following releases: - binutils-2.24 - newlib-2.1.0 - gcc-4.8.2 - gdb-7.7 Patches to tool-chain are mix of OpenRISC original patches and other additions to build the previous releases for RTEMS.
Note: See TracTimeline for information about the timeline view.