#3173 closed defect (fixed)

XIlinx AXI I2C driver IP race condition causes clock glitch.

Reported by: Chris Johns Owned by: Chris Johns
Priority: normal Milestone: 5.1
Component: arch/arm Version: 5
Severity: normal Keywords: I2C XIlinx AXI
Cc: Blocked By:
Blocking:

Description

The Xilinx AXI I2C IP has a race condition when the PIRQ read FIFO level is reached and the clock is throttling.

Change History (3)

comment:1 Changed on Oct 16, 2017 at 6:18:44 AM by Sebastian Huber

Component: scorearch/arm

comment:2 Changed on Nov 9, 2017 at 6:27:14 AM by Sebastian Huber

Milestone: 4.12.05.1

Milestone renamed

comment:3 Changed on Feb 1, 2018 at 4:00:19 AM by Chris Johns <chrisj@…>

Resolution: fixed
Status: assignedclosed

In 05015dc1/rtems:

Xilinx AXI I2C driver IP race condition causes clock glitch.

Setting the PIRQ to 0 before reading the data produces a short clock pulse.
Moving the write to after reading the data fixes the issue.

Close #3173

Note: See TracTickets for help on using tickets.