#2782 closed defect (fixed)

Cache manager for ARM and libdl RTL for most of architectures are broken for 4.11 branch.

Reported by: Pavel Pisa Owned by: Pavel Pisa <pisa@…>
Priority: high Milestone: 4.11
Component: lib/dl Version: 4.11
Severity: critical Keywords:
Cc: Blocked By:
Blocking:

Description

Cache manager for ARM and libdl RTL for most of architectures are broken for 4.11 branch.

The reason is that instruction cache has to be invalidated for most cache enabled architectures after code modifications because local L1 instruction caches is not included in data cache synchronization protocols/snooping.

Affected architectures are ARM, probably most of PowerPC, SPARC, MIPS.
Not affected x86 which solve even instruction cache synchronization on hardware level.

Change History (2)

comment:1 Changed on Sep 6, 2016 at 7:12:13 AM by Pavel Pisa

Summary: CacheCache manager for ARM and libdl RTL for most of architectures are broken for 4.11 branch.

comment:2 Changed on Oct 2, 2016 at 8:47:15 AM by Pavel Pisa <pisa@…>

Owner: set to Pavel Pisa <pisa@…>
Resolution: fixed
Status: newclosed

In fab0dd11cb1e1ad4054b1d6fb1e30ee26afd871c/rtems:

arm/raspberrypi: minimized mainline patch move MMU in front of application image and correct RPi2 boot on 4.11 branch.

This is minimized version of mainline patch

arm/raspberrypi: move MMU in front of application image to respect variable memory size.

plus correction which has been part of other mainline patches.

This is end of series which allows 4.11 to boot on Raspberry Pi.

Closes #2782

Closes #2783

Note: See TracTickets for help on using tickets.