Ignore:
Timestamp:
Nov 14, 2006, 9:44:25 PM (14 years ago)
Author:
Joel Sherrill <joel.sherrill@…>
Branches:
4.10, 4.11, 4.8, 4.9, 5, master
Children:
5a7f1e1
Parents:
f4884049
Message:

2006-11-14 Jiri Gaisler <jiri@…>

  • cpu_asm.S: Properly support synchronous traps.
File:
1 edited

Legend:

Unmodified
Added
Removed
  • cpukit/score/cpu/sparc/cpu_asm.S

    rf4884049 rfe3037df  
    571571        and      %g4, SPARC_PSR_PIL_MASK, %g4
    572572        andn     %l0, SPARC_PSR_PIL_MASK, %g5
     573        ba       pil_fixed
    573574        or       %g4, %g5, %g5
    574575#endif
    575576
    576577dont_fix_pil:
     578        or       %g5, SPARC_PSR_PIL_MASK, %g5
     579pil_fixed:
    577580        wr       %g5, SPARC_PSR_ET_MASK, %psr ! **** ENABLE TRAPS ****
    578581dont_fix_pil2:
     
    606609
    607610        mov      %l0, %psr             ! **** DISABLE TRAPS ****
     611        nop; nop; nop
    608612
    609613        /*
     
    799803
    800804        mov     %l0, %psr                  !  **** DISABLE TRAPS ****
     805        nop; nop; nop
    801806                                           !  and restore condition codes.
    802807        ld      [%g1 + ISF_G1_OFFSET], %g1 ! restore g1
Note: See TracChangeset for help on using the changeset viewer.