Changeset f7761ea0 in rtems


Ignore:
Timestamp:
Apr 20, 2011, 8:28:07 PM (10 years ago)
Author:
Joel Sherrill <joel.sherrill@…>
Branches:
4.10
Children:
b980892c
Parents:
e08510a
Message:

Fix formatting.

Files:
4 edited

Legend:

Unmodified
Added
Removed
  • c/src/lib/libbsp/bfin/TLL6527M/ChangeLog

    re08510a rf7761ea0  
    112011-04-20      Rohan Kangralkar <rkangral@ece.neu.edu>
    22
    3         PR 1781/bsps
    4         * ChangeLog, Makefile.am, README, bsp_specs, configure.ac,
    5         preinstall.am, times, console/console.c, include/bsp.h,
    6         include/cplb.h, include/tm27.h, make/custom/TLL6527M.cfg,
    7         startup/bspstart.c, startup/linkcmds: New files.
    8         Initial port for the TLL6527Mboard that contains blackfin 52X
    9         range of processors. Used eZKit533 as a reference for building
    10         the port.
     3        PR 1781/bsps
     4        * ChangeLog, Makefile.am, README, bsp_specs, configure.ac,
     5        preinstall.am, times, console/console.c, include/bsp.h,
     6        include/cplb.h, include/tm27.h, make/custom/TLL6527M.cfg,
     7        startup/bspstart.c, startup/linkcmds: New files.
     8        Initial port for the TLL6527Mboard that contains blackfin 52X
     9        range of processors. Used eZKit533 as a reference for building
     10        the port.
    1111
  • c/src/lib/libbsp/bfin/bf537Stamp/ChangeLog

    re08510a rf7761ea0  
    66        change is due to change in the libcup uart function.
    77
    8 2011-04-20  Rohan Kangralkar <rkangral@ece.neu.edu>
    9 ------------------------------------------------------------------------
    10 r36 | rkangral | 2011-03-15 16:59:39 -0400 (Tue, 15 Mar 2011) | 1 line
    11   * console/console-io.c: The UART RX and TX are different ISR now. So the
    12       array containing the registeration changes. The change is due to change
    13       in the libcup uart function.
    14  
    1582011-02-02      Ralf Corsépius <ralf.corsepius@rtems.org>
    169
  • c/src/lib/libcpu/bfin/ChangeLog

    re08510a rf7761ea0  
    1212        type of interrupt is identified by the central ISR dispatcher
    1313        bf52x/interrupt or interrupt/.  This simplifies the UART ISR.
    14 
    15 2011-04-40  Rohan Kangralkar <rkangral@ece.neu.edu>
    16 
    17   * bf52x/include: Added additional MMR.
    18   * bf52x/interrupt: The BF52X processors have a different System interrupt
    19     controller than present in the 53X range of processors. The 52X have 8
    20     interrupt assignment registers. The implementation uses tables to increase
    21     predictability.
    22   * serial/uart.?: Added DMA based and interrupt based transfer support. The
    23     old uart code used a single ISR for TX and RX and tried to identify and
    24     multiplex inside the ISR. In the new code the type of interrupt is
    25     identified by the central ISR dispatcher bf52x/interrupt or interrupt/.
    26     This simplifies the UART ISR.
    27 
    2814
    29152011-02-02      Ralf Corsépius <ralf.corsepius@rtems.org>
  • cpukit/score/cpu/bfin/ChangeLog

    re08510a rf7761ea0  
    66        Processor Hardware Reference from Analog Devices. Mentioned
    77        Chapters refer to this Documentation.
    8 
    9 2011-04-20  Rohan Kangralkar <rkangral@ece.neu.edu>
    10 
    11   * bfin/rtems/bf52x.h: This file defines basic MMR for the Blackfin 52x CPU.
    12      The MMR have been taken from the ADSP-BF52x Blackfin Processor
    13      Hardware Reference from Analog Devices. Mentioned Chapters
    14      refer to this Documentation.
    158
    1692010-04-20      Allan Hessenflow <allanh@kallisti.com>
Note: See TracChangeset for help on using the changeset viewer.