Changeset f398452 in rtems


Ignore:
Timestamp:
Mar 21, 1996, 8:19:33 PM (25 years ago)
Author:
Joel Sherrill <joel.sherrill@…>
Branches:
4.10, 4.11, 4.8, 4.9, 5, master
Children:
14966f8
Parents:
d08b1c75
Message:

updated for 68302 and so gen68360 bsp would compile

Files:
4 edited

Legend:

Unmodified
Added
Removed
  • c/src/exec/score/cpu/m68k/asm.h

    rd08b1c75 rf398452  
    8282#define usp REG (usp)
    8383#define isp REG (isp)
    84 #define sr REG (sr)
     84#define sr  REG (sr)
     85#define vbr REG (vbr)
     86#define dfc REG (dfc)
    8587
    8688#define fp0 REG (fp0)
  • c/src/exec/score/cpu/m68k/m68k.h

    rd08b1c75 rf398452  
    5959 *     m68lc040      (no FP)
    6060 *     m68ec040      (no FP)
     61 *     m68302        (no FP)
    6162 *     m68360        (no FP)
    6263 *
     
    141142#define M68K_HAS_PREINDEXING     1
    142143
     144#elif defined(m68302)
     145 /* essentially a m68000 with onboard peripherals */
     146#define CPU_MODEL_NAME         "m68302"
     147#define M68K_HAS_VBR             0
     148#define M68K_HAS_SEPARATE_STACKS 0
     149#define M68K_HAS_FPU             0
     150#define M68K_HAS_BFFFO           0
     151#define M68K_HAS_PREINDEXING     0
     152
    143153#elif defined(m68332)
    144154 
  • cpukit/score/cpu/m68k/asm.h

    rd08b1c75 rf398452  
    8282#define usp REG (usp)
    8383#define isp REG (isp)
    84 #define sr REG (sr)
     84#define sr  REG (sr)
     85#define vbr REG (vbr)
     86#define dfc REG (dfc)
    8587
    8688#define fp0 REG (fp0)
  • cpukit/score/cpu/m68k/rtems/asm.h

    rd08b1c75 rf398452  
    8282#define usp REG (usp)
    8383#define isp REG (isp)
    84 #define sr REG (sr)
     84#define sr  REG (sr)
     85#define vbr REG (vbr)
     86#define dfc REG (dfc)
    8587
    8688#define fp0 REG (fp0)
Note: See TracChangeset for help on using the changeset viewer.