Changeset ecf62845 in rtems

Timestamp:

02/25/19 22:30:09 (3 years ago)

Author:

Pierre-Louis Garnier <garnie_a@…>

Branches:

5, master

Children:

68a5f751

Parents:

7abc497

git-author:

Pierre-Louis Garnier <garnie_a@…> (02/25/19 22:30:09)

git-committer:

Sebastian Huber <sebastian.huber@…> (02/27/19 06:45:12)

Message:

arm/beagle: SPI driver

Files:

• bsps/arm/beagle/headers.am (modified) (1 diff)
• bsps/arm/beagle/include/bsp.h (modified) (1 diff)
• bsps/arm/beagle/include/bsp/spi.h (added)
• bsps/arm/beagle/spi/spi.c (added)
• bsps/arm/include/libcpu/am335x.h (modified) (5 diffs)
• c/src/lib/libbsp/arm/beagle/Makefile.am (modified) (1 diff)

bsps/arm/beagle/headers.am

@@ -13 +13 @@
 include_bsp_HEADERS += ../../../../../../bsps/arm/beagle/include/bsp/i2c.h
 include_bsp_HEADERS += ../../../../../../bsps/arm/beagle/include/bsp/irq.h
+include_bsp_HEADERS += ../../../../../../bsps/arm/beagle/include/bsp/spi.h

bsps/arm/beagle/include/bsp.h

@@ -53 +53 @@
 #define REG16(x)(*((volatile uint16_t *)(x)))
 #define REG(x)(*((volatile uint32_t *)(x)))
-#define BIT(x)(0x1 << x)
+#define BIT(x)(0x1 << (x))
+// Start and End included
+#define BITS(Start, End) (((1 << (End+1)) - 1) & ~((1 << (Start)) - 1))
 
 #define udelay(u) rtems_task_wake_after(1 + ((u)/rtems_configuration_get_microseconds_per_tick()))

bsps/arm/include/libcpu/am335x.h

@@ -19 +19 @@
 #if !defined(_AM335X_H_)
 #define _AM335X_H_
+
+#define AM335X_MASK(Shift, Width) (((1 << (Width)) - 1) << (Shift))
+
 
 /* Interrupt controller memory map */
@@ -650 +653 @@
 #define AM335X_CM_PER_L4LS_CLKSTCTRL_CLKACTIVITY_I2C_FCLK (0x01000000u)
 #define AM335X_CM_PER_I2C1_CLKCTRL_MODULEMODE   (0x00000003u)
+#define AM335X_CM_PER_SPI0_CLKCTRL (0x4c)
+#define AM335X_CM_PER_SPI0_CLKCTRL_MODULEMODE_ENABLE  (0x2u)
+#define AM335X_CM_PER_SPI0_CLKCTRL_MODULEMODE  (0x00000003u)
 #define AM335X_I2C_CON_XSA  (0x00000100u)
 #define AM335X_I2C_CFG_10BIT_SLAVE_ADDR  AM335X_I2C_CON_XSA
@@ -661 +667 @@
 
 /*I2C0 module clock registers*/
-
 #define AM335X_CM_WKUP_CONTROL_CLKCTRL   (0x4)
 #define AM335X_CM_WKUP_CLKSTCTRL   (0x0)
@@ -675 +680 @@
 #define AM335X_CM_WKUP_I2C0_CLKCTRL_IDLEST   (0x00030000u)
 #define AM335X_SOC_CM_WKUP_REGS                     (AM335X_CM_PER_ADDR + 0x400)
+
+/* SPI0 module clock registers */
+#define AM335X_CM_PER_CONTROL_CLKCTRL_IDLEST_FUNC   (0x0u)
+#define AM335X_CM_PER_CONTROL_CLKCTRL_IDLEST_SHIFT   (0x00000010u)
+#define AM335X_CM_PER_CONTROL_CLKCTRL_IDLEST   (0x00030000u)
+
 
 /* I2C status Register */
@@ -702 +713 @@
 #define AM335X_I2C_INT_STOP_CONDITION AM335X_I2C_IRQSTATUS_BF
 
+
+/* SPI registers */
+#define AM335X_SPI0_BASE 0x48030000
+    /* SPI0 base address */
+#define AM335X_SPI1_BASE 0x481A0000
+    /* SPI1 base address */
+
+#define AM335X_SPI_REVISION         0x000
+#define AM335X_SPI_SYSCONFIG        0x110
+#define AM335X_SPI_SYSSTATUS        0x114
+#define AM335X_SPI_IRQSTATUS        0x118
+#define AM335X_SPI_IRQENABLE        0x11c
+#define AM335X_SPI_WAKEUPENABLE     0x120
+#define AM335X_SPI_SYST             0x124
+#define AM335X_SPI_MODULCTRL        0x128
+#define AM335X_SPI_CH0CONF          0x12c
+#define AM335X_SPI_CH0STAT          0x130
+#define AM335X_SPI_CH0CTRL          0x134
+#define AM335X_SPI_TX0              0x138
+#define AM335X_SPI_RX0              0x13C
+#define AM335X_SPI_XFERLEVEL        0x17c
+
+/* SPI sysconfig Register */
+#define AM335X_SPI_SYSCONFIG_SOFTRESET (1 << 1)
+
+/* SPI sysstatus Register */
+#define AM335X_SPI_SYSSTATUS_RESETDONE (1 << 0)
+
+/* SPI interrupt status Register */
+#define AM335X_SPI_IRQSTATUS_TX0_EMPTY (1 << 0)
+#define AM335X_SPI_IRQSTATUS_RX0_FULL  (1 << 2)
+
+/* SPI interrupt enable Register */
+#define AM335X_SPI_IRQENABLE_TX0_EMPTY (1 << 0)
+#define AM335X_SPI_IRQENABLE_RX0_FULL  (1 << 2)
+
+/* SPI system Register */
+#define AM335X_SPI_SYST_SPIEN_0     (1 << 0)
+#define AM335X_SPI_SYST_SPIDAT_0    (1 << 4)
+#define AM335X_SPI_SYST_SPIDAT_1    (1 << 5)
+#define AM335X_SPI_SYST_SPIDATDIR0  (1 << 8)
+#define AM335X_SPI_SYST_SPIDATDIR1  (1 << 9)
+#define AM335X_SPI_SYST_SSB         (1 << 11)
+
+/* SPI modulctrl Register */
+#define AM335X_SPI_MODULCTRL_SINGLE (1 << 0)
+#define AM335X_SPI_MODULCTRL_PIN34  (1 << 1)
+#define AM335X_SPI_MODULCTRL_MS     (1 << 2)
+
+/* SPI Channel 0 Configuration Register */
+#define AM335X_SPI_CH0CONF_PHA      (1 << 0)
+#define AM335X_SPI_CH0CONF_POL      (1 << 1)
+#define AM335X_SPI_CH0CONF_CLKD_SHIFT 2
+#define AM335X_SPI_CH0CONF_CLKD_WIDTH 4
+#define AM335X_SPI_CH0CONF_CLKD_MASK AM335X_MASK(AM335X_SPI_CH0CONF_CLKD_SHIFT, AM335X_SPI_CH0CONF_CLKD_WIDTH)
+#define AM335X_SPI_CH0CONF_CLKD(X) (((X) << AM335X_SPI_CH0CONF_CLKD_SHIFT) & AM335X_SPI_CH0CONF_CLKD_MASK)
+#define AM335X_SPI_CH0CONF_EPOL     (1 << 6)
+#define AM335X_SPI_CH0CONF_WL_SHIFT 7
+#define AM335X_SPI_CH0CONF_WL_WIDTH 5
+#define AM335X_SPI_CH0CONF_WL_MASK AM335X_MASK(AM335X_SPI_CH0CONF_WL_SHIFT, AM335X_SPI_CH0CONF_WL_WIDTH)
+#define AM335X_SPI_CH0CONF_WL(X) (((X) << AM335X_SPI_CH0CONF_WL_SHIFT) & AM335X_SPI_CH0CONF_WL_MASK)
+#define AM335X_SPI_CH0CONF_TRM_SHIFT 12
+#define AM335X_SPI_CH0CONF_TRM_WIDTH 2
+#define AM335X_SPI_CH0CONF_TRM_MASK AM335X_MASK(AM335X_SPI_CH0CONF_TRM_SHIFT, AM335X_SPI_CH0CONF_TRM_WIDTH)
+#define AM335X_SPI_CH0CONF_TRM(X) (((X) << AM335X_SPI_CH0CONF_TRM_SHIFT) & AM335X_SPI_CH0CONF_TRM_MASK)
+#define AM335X_SPI_CH0CONF_DPE0     (1 << 16)
+#define AM335X_SPI_CH0CONF_DPE1     (1 << 17)
+#define AM335X_SPI_CH0CONF_IS       (1 << 18)
+#define AM335X_SPI_CH0CONF_FORCE    (1 << 20)
+#define AM335X_SPI_CH0CONF_SBPOL    (1 << 27)
+#define AM335X_SPI_CH0CONF_FFEW     (1 << 27)
+#define AM335X_SPI_CH0CONF_FFER     (1 << 28)
+
+/* SPI Channel 0 Status Register */
+#define AM335X_SPI_CH0STAT_RXS      (1 << 0)
+#define AM335X_SPI_CH0STAT_TXS      (1 << 1)
+
+/* SPI Channel 0 Control Register */
+#define AM335X_SPI_CH0CTRL_EN       (1 << 0)
+
 #endif

c/src/lib/libbsp/arm/beagle/Makefile.am

@@ -71 +71 @@
 librtemsbsp_a_SOURCES += ../../../../../../bsps/arm/beagle/i2c/bbb-i2c.c
 
+# SPI
+librtemsbsp_a_SOURCES += ../../../../../../bsps/arm/beagle/spi/spi.c
+
 # GPIO
 librtemsbsp_a_SOURCES += ../../../../../../bsps/arm/beagle/gpio/bbb-gpio.c