Changeset e3cb4aa in rtems


Ignore:
Timestamp:
Jun 7, 2011, 1:32:31 PM (8 years ago)
Author:
Sebastian Huber <sebastian.huber@…>
Branches:
4.11, master
Children:
e5da4340
Parents:
b6027474
Message:

2011-06-07 Sebastian Huber <sebastian.huber@…>

  • configure.ac, startup/bspstart.c, include/coverhd.h: Use standard cache BSP options.
Location:
c/src/lib/libbsp/powerpc/mbx8xx
Files:
4 edited

Legend:

Unmodified
Added
Removed
  • c/src/lib/libbsp/powerpc/mbx8xx/ChangeLog

    rb6027474 re3cb4aa  
     12011-06-07      Sebastian Huber <sebastian.huber@embedded-brains.de>
     2
     3        * configure.ac, startup/bspstart.c, include/coverhd.h: Use standard
     4        cache BSP options.
     5
    162011-02-11      Ralf Corsépius <ralf.corsepius@rtems.org>
    27
  • c/src/lib/libbsp/powerpc/mbx8xx/configure.ac

    rb6027474 re3cb4aa  
    1919AM_CONDITIONAL(HAS_NETWORKING,test "$HAS_NETWORKING" = "yes")
    2020
    21 RTEMS_BSPOPTS_SET([PPC_USE_DATA_CACHE],[mbx860_005b],[0])
    22 RTEMS_BSPOPTS_SET([PPC_USE_DATA_CACHE],[*],[1])
    23 RTEMS_BSPOPTS_HELP([PPC_USE_DATA_CACHE],
    24 [If defined, then the PowerPC specific code in RTEMS will use
    25  data cache instructions to optimize the context switch code.
    26  This code can conflict with debuggers or emulators.])
     21RTEMS_BSPOPTS_SET_DATA_CACHE_ENABLED([mbx860_005b],[])
     22RTEMS_BSPOPTS_SET_DATA_CACHE_ENABLED([*],[1])
     23RTEMS_BSPOPTS_HELP_DATA_CACHE_ENABLED
    2724
    28 RTEMS_BSPOPTS_SET([DATA_CACHE_ENABLE],[*],[1])
    29 RTEMS_BSPOPTS_HELP([DATA_CACHE_ENABLE],
    30 [If defined, the data cache will be enabled after address translation
    31  is turned on.])
    32 
    33 RTEMS_BSPOPTS_SET([INSTRUCTION_CACHE_ENABLE],[*],[1])
    34 RTEMS_BSPOPTS_HELP([INSTRUCTION_CACHE_ENABLE],
    35 [If defined, the instruction cache will be enabled after address translation
    36  is turned on.])
     25RTEMS_BSPOPTS_SET_INSTRUCTION_CACHE_ENABLED([*],[1])
     26RTEMS_BSPOPTS_HELP_INSTRUCTION_CACHE_ENABLED
    3727
    3828RTEMS_BSPOPTS_SET([NVRAM_CONFIGURE],[mbx860_005b],[0])
  • c/src/lib/libbsp/powerpc/mbx8xx/include/coverhd.h

    rb6027474 re3cb4aa  
    3333
    3434#if ( defined(mbx821_001) || defined(mbx821_001b) || defined(mbx860_001b) )
    35 #if defined( INSTRUCTION_CACHE_ENABLE )
     35#if BSP_INSTRUCTION_CACHE_ENABLED
    3636/*
    3737 * 50 MHz processor, cache enabled.
     
    191191#define CALLING_OVERHEAD_MULTIPROCESSING_ANNOUNCE  3
    192192
    193 #endif /* defined( INSTRUCTION_CACHE_ENABLE ) */
     193#endif /* BSP_INSTRUCTION_CACHE_ENABLED */
    194194
    195195#else
    196 #if defined( INSTRUCTION_CACHE_ENABLE )
     196#if BSP_INSTRUCTION_CACHE_ENABLED
    197197/*
    198198 * 40 MHz processor, cache enabled.
     
    352352#define CALLING_OVERHEAD_MULTIPROCESSING_ANNOUNCE  3
    353353
    354 #endif /* defined( INSTRUCTION_CACHE_ENABLE ) */
     354#endif /* BSP_INSTRUCTION_CACHE_ENABLED */
    355355
    356356#endif
  • c/src/lib/libbsp/powerpc/mbx8xx/startup/bspstart.c

    rb6027474 re3cb4aa  
    107107    rtems_cache_enable_data();
    108108#else
    109 #ifdef INSTRUCTION_CACHE_ENABLE
     109#if BSP_INSTRUCTION_CACHE_ENABLED
    110110  rtems_cache_enable_instruction();
    111111#endif
    112 #ifdef DATA_CACHE_ENABLE
     112#if BSP_DATA_CACHE_ENABLED
    113113  rtems_cache_enable_data();
    114114#endif
Note: See TracChangeset for help on using the changeset viewer.