Changeset e35761b in rtems for c/src/lib/libbsp/m68k


Ignore:
Timestamp:
Apr 22, 2004, 3:25:55 PM (16 years ago)
Author:
Ralf Corsepius <ralf.corsepius@…>
Branches:
4.10, 4.11, 4.8, 4.9, 5, master
Children:
0df29b07
Parents:
89c86764
Message:

2004-04-22 Ralf Corsepius <ralf_corsepius@…>

  • include/bsp.h: Split out tmtest27 support.
  • include/tm27.h: New.
Location:
c/src/lib/libbsp/m68k
Files:
8 added
16 edited

Legend:

Unmodified
Added
Removed
  • c/src/lib/libbsp/m68k/dmv152/ChangeLog

    r89c86764 re35761b  
     12004-04-22      Ralf Corsepius <ralf_corsepius@rtems.org>
     2
     3        * include/bsp.h: Split out tmtest27 support.
     4        * include/tm27.h: New.
     5
    162004-04-21      Ralf Corsepius <ralf_corsepius@rtems.org>
    27
  • c/src/lib/libbsp/m68k/dmv152/include/bsp.h

    r89c86764 re35761b  
    4747#define CONFIGURE_NUMBER_OF_TERMIOS_PORTS 2
    4848/* #define CONFIGURE_INTERRUPT_STACK_MEMORY  (TBD * 1024) */
    49 
    50 /*
    51  *  Define the interrupt mechanism for Time Test 27
    52  */
    53 
    54 /* use a VMEbus interrupt */
    55 
    56 #define MUST_WAIT_FOR_INTERRUPT 1
    57 
    58 #define Install_tm27_vector( handler ) \
    59   { \
    60     set_vector( (handler), 0x50, 1 );  \
    61     (*(volatile uint32_t*)0x0d800024) = 0x50; /* set IVECT reg */ \
    62     (*(volatile uint8_t*)0x0d00000c) = 0x40; /* set VIE reg */ \
    63   }
    64 
    65 #define Cause_tm27_intr()  \
    66   (*(volatile uint8_t*)0x0d000003) = 0x0f  /* set VINT */
    67 
    68 #define Clear_tm27_intr()  /* no operation necessary */
    69 
    70 #define Lower_tm27_intr()
    7149
    7250/*
  • c/src/lib/libbsp/m68k/gen68302/ChangeLog

    r89c86764 re35761b  
     12004-04-22      Ralf Corsepius <ralf_corsepius@rtems.org>
     2
     3        * include/bsp.h: Split out tmtest27 support.
     4        * include/tm27.h: New.
     5
    162004-04-21      Ralf Corsepius <ralf_corsepius@rtems.org>
    27
  • c/src/lib/libbsp/m68k/gen68302/include/bsp.h

    r89c86764 re35761b  
    3737/* #define CONFIGURE_NUMBER_OF_TERMIOS_PORTS 2 */
    3838#define CONFIGURE_INTERRUPT_STACK_MEMORY  (4 * 1024)
    39 
    40 /*
    41  *  Stuff for Time Test 27
    42  */
    43 
    44 #define MUST_WAIT_FOR_INTERRUPT 0
    45 
    46 #define Install_tm27_vector( handler ) set_vector( (handler), 0, 1 )
    47 
    48 #define Cause_tm27_intr()
    49 
    50 #define Clear_tm27_intr()
    51 
    52 #define Lower_tm27_intr()
    5339
    5440/*
  • c/src/lib/libbsp/m68k/gen68340/ChangeLog

    r89c86764 re35761b  
     12004-04-22      Ralf Corsepius <ralf_corsepius@rtems.org>
     2
     3        * include/bsp.h: Split out tmtest27 support.
     4        * include/tm27.h: New.
     5
    162004-04-21      Ralf Corsepius <ralf_corsepius@rtems.org>
    27
  • c/src/lib/libbsp/m68k/gen68340/include/bsp.h

    r89c86764 re35761b  
    4040/* #define CONFIGURE_NUMBER_OF_TERMIOS_PORTS 2 */
    4141#define CONFIGURE_INTERRUPT_STACK_MEMORY  (4 * 1024)
    42 
    43 /*
    44  *  Stuff for Time Test 27
    45  *  Don't bother with hardware -- just use a software-interrupt
    46  */
    47 
    48 #define MUST_WAIT_FOR_INTERRUPT 0
    49 
    50 #define Install_tm27_vector( handler ) set_vector( (handler), 34, 1 )
    51 
    52 #define Cause_tm27_intr()       /* asm volatile ("trap #2"); */
    53 
    54 #define Clear_tm27_intr()
    55 
    56 #define Lower_tm27_intr()
    5742
    5843/*
  • c/src/lib/libbsp/m68k/gen68360/ChangeLog

    r89c86764 re35761b  
     12004-04-22      Ralf Corsepius <ralf_corsepius@rtems.org>
     2
     3        * include/bsp.h: Split out tmtest27 support.
     4        * include/tm27.h: New.
     5
    162004-04-21      Ralf Corsepius <ralf_corsepius@rtems.org>
    27
  • c/src/lib/libbsp/m68k/gen68360/include/bsp.h

    r89c86764 re35761b  
    5454#define RTEMS_BSP_NETWORK_DRIVER_NAME   "scc1"
    5555#define RTEMS_BSP_NETWORK_DRIVER_ATTACH rtems_scc1_driver_attach
    56 
    57 /*
    58  *  Stuff for Time Test 27
    59  *  Don't bother with hardware -- just use a software-interrupt
    60  */
    61 
    62 #define MUST_WAIT_FOR_INTERRUPT 0
    63 
    64 #define Install_tm27_vector( handler ) set_vector( (handler), 34, 1 )
    65 
    66 #define Cause_tm27_intr()       asm volatile ("trap #2");
    67 
    68 #define Clear_tm27_intr()
    69 
    70 #define Lower_tm27_intr()
    7156
    7257/*
  • c/src/lib/libbsp/m68k/idp/ChangeLog

    r89c86764 re35761b  
     12004-04-22      Ralf Corsepius <ralf_corsepius@rtems.org>
     2
     3        * include/bsp.h: Split out tmtest27 support.
     4        * include/tm27.h: New.
     5
    162004-04-21      Ralf Corsepius <ralf_corsepius@rtems.org>
    27
  • c/src/lib/libbsp/m68k/idp/include/bsp.h

    r89c86764 re35761b  
    2727
    2828#define DUART_ADDR      0xb00003   /* base address of the MC68681 DUART */
    29 
    30 /*
    31  *  Define the interrupt mechanism for Time Test 27
    32  *
    33  *  NOTE: tm27 apparently not supported.
    34  */
    35 
    36 #define MUST_WAIT_FOR_INTERRUPT 0
    37 
    38 #define Install_tm27_vector( handler )
    39 
    40 #define Cause_tm27_intr()
    41 
    42 #define Clear_tm27_intr()
    43 
    44 #define Lower_tm27_intr()
    4529
    4630/* Constants */
  • c/src/lib/libbsp/m68k/mvme136/ChangeLog

    r89c86764 re35761b  
     12004-04-22      Ralf Corsepius <ralf_corsepius@rtems.org>
     2
     3        * include/bsp.h: Split out tmtest27 support.
     4        * include/tm27.h: New.
     5
    162004-04-21      Ralf Corsepius <ralf_corsepius@rtems.org>
    27
  • c/src/lib/libbsp/m68k/mvme136/include/bsp.h

    r89c86764 re35761b  
    3535/* #define CONFIGURE_NUMBER_OF_TERMIOS_PORTS 2 */
    3636#define CONFIGURE_INTERRUPT_STACK_MEMORY  (4 * 1024)
    37 
    38 /*
    39  *  Define the interrupt mechanism for Time Test 27
    40  *
    41  *  NOTE: Use the MPCSR vector for the MVME136
    42  */
    43 
    44 #define MUST_WAIT_FOR_INTERRUPT 0
    45 
    46 #define Install_tm27_vector( handler ) set_vector( (handler), 75, 1 )
    47 
    48 #define Cause_tm27_intr()  (*(volatile uint8_t*)0xfffb006b) = 0x80
    49 
    50 #define Clear_tm27_intr()  (*(volatile uint8_t*)0xfffb006b) = 0x00
    51 
    52 #define Lower_tm27_intr()
    5337
    5438/*
  • c/src/lib/libbsp/m68k/mvme147/ChangeLog

    r89c86764 re35761b  
     12004-04-22      Ralf Corsepius <ralf_corsepius@rtems.org>
     2
     3        * include/bsp.h: Split out tmtest27 support.
     4        * include/tm27.h: New.
     5
    162004-04-21      Ralf Corsepius <ralf_corsepius@rtems.org>
    27
  • c/src/lib/libbsp/m68k/mvme147/include/bsp.h

    r89c86764 re35761b  
    124124#endif
    125125
    126 /*
    127  *  Define the interrupt mechanism for Time Test 27
    128  *
    129  *  NOTE: Use the MPCSR vector for the MVME147
    130  */
    131 
    132 #define MUST_WAIT_FOR_INTERRUPT 0
    133 
    134 #define Install_tm27_vector( handler ) set_vector( (handler), \
    135                                                    SOFT_1_VECTOR, 1 )
    136 
    137 #define Cause_tm27_intr()  pcc->software_int_1_control = 0x0c
    138   /* generate level 4 sotware int. */
    139 
    140 #define Clear_tm27_intr()  pcc->software_int_1_control = 0x00
    141 
    142 #define Lower_tm27_intr()
    143 
    144126/* miscellaneous stuff assumed to exist */
    145127
  • c/src/lib/libbsp/m68k/mvme147s/ChangeLog

    r89c86764 re35761b  
     12004-04-22      Ralf Corsepius <ralf_corsepius@rtems.org>
     2
     3        * include/bsp.h: Split out tmtest27 support.
     4        * include/tm27.h: New.
     5
    162004-04-21      Ralf Corsepius <ralf_corsepius@rtems.org>
    27
  • c/src/lib/libbsp/m68k/mvme147s/include/bsp.h

    r89c86764 re35761b  
    185185#endif
    186186
    187 /*
    188  *  Define the interrupt mechanism for Time Test 27
    189  *
    190  *  NOTE: Use the MPCSR vector for the MVME147
    191  */
    192 
    193 #define MUST_WAIT_FOR_INTERRUPT 0
    194 
    195 #define Install_tm27_vector( handler ) set_vector( (handler), \
    196                                                    SOFT_1_VECTOR, 1 )
    197 
    198 #define Cause_tm27_intr()  pcc->software_int_1_control = 0x0c
    199   /* generate level 4 sotware int. */
    200 
    201 #define Clear_tm27_intr()  pcc->software_int_1_control = 0x00
    202 
    203 #define Lower_tm27_intr()
    204 
    205187/* miscellaneous stuff assumed to exist */
    206188
Note: See TracChangeset for help on using the changeset viewer.