Changeset dc3848d0 in rtems


Ignore:
Timestamp:
Jul 16, 2002, 10:26:14 PM (17 years ago)
Author:
Joel Sherrill <joel.sherrill@…>
Branches:
4.10, 4.11, 4.8, 4.9, master
Children:
27ce642
Parents:
18c19a7
Message:

2002-07-16 Greg Menke <gregory.menke@…>

  • cpu_asm.S: Added SR_IEO to context restore to fix isr disabled deadlock caused by interrupt arriving while dispatching.
Files:
4 edited

Legend:

Unmodified
Added
Removed
  • c/src/exec/score/cpu/mips/ChangeLog

    r18c19a7 rdc3848d0  
     12002-07-16      Greg Menke <gregory.menke@gsfc.nasa.gov>
     2
     3        * cpu_asm.S: Added SR_IEO to context restore to fix isr disabled
     4        deadlock caused by interrupt arriving while dispatching.
     5
    162002-07-05      Ralf Corsepius <corsepiu@faw.uni-ulm.de>
    27
     
    7378        stuff.
    7479        * rtems/score/cpu.h: added an #ifdef so cpu_asm.S can include it
    75         to obtain FPU defines without systax errors generated by the C
     80        to obtain FPU defines without syntax errors generated by the C
    7681        defintions.
    7782        * cpu.c: Improved interrupt level saves & restores.
  • c/src/exec/score/cpu/mips/cpu_asm.S

    r18c19a7 rdc3848d0  
    5757*/
    5858
    59 #define INSTRUMENT_ISR_VECTORING
     59/* #define INSTRUMENT_ISR_VECTORING */
    6060/* #define INSTRUMENT_EXECUTING_THREAD */
    6161
     
    485485        or      t2,SR_EXL + SR_IE
    486486#elif __mips == 1
    487         or      t2,SR_IEC + SR_IEP      /* save current & previous int enable */
     487        or      t2,SR_IEC + SR_IEP + SR_IEO     /* save current & previous int enable */
    488488#endif
    489489        and     t0,t2           /* keep only the per-task bits */
  • cpukit/score/cpu/mips/ChangeLog

    r18c19a7 rdc3848d0  
     12002-07-16      Greg Menke <gregory.menke@gsfc.nasa.gov>
     2
     3        * cpu_asm.S: Added SR_IEO to context restore to fix isr disabled
     4        deadlock caused by interrupt arriving while dispatching.
     5
    162002-07-05      Ralf Corsepius <corsepiu@faw.uni-ulm.de>
    27
     
    7378        stuff.
    7479        * rtems/score/cpu.h: added an #ifdef so cpu_asm.S can include it
    75         to obtain FPU defines without systax errors generated by the C
     80        to obtain FPU defines without syntax errors generated by the C
    7681        defintions.
    7782        * cpu.c: Improved interrupt level saves & restores.
  • cpukit/score/cpu/mips/cpu_asm.S

    r18c19a7 rdc3848d0  
    5757*/
    5858
    59 #define INSTRUMENT_ISR_VECTORING
     59/* #define INSTRUMENT_ISR_VECTORING */
    6060/* #define INSTRUMENT_EXECUTING_THREAD */
    6161
     
    485485        or      t2,SR_EXL + SR_IE
    486486#elif __mips == 1
    487         or      t2,SR_IEC + SR_IEP      /* save current & previous int enable */
     487        or      t2,SR_IEC + SR_IEP + SR_IEO     /* save current & previous int enable */
    488488#endif
    489489        and     t0,t2           /* keep only the per-task bits */
Note: See TracChangeset for help on using the changeset viewer.