Changeset d1c00a18 in rtems


Ignore:
Timestamp:
01/19/96 22:16:53 (28 years ago)
Author:
Joel Sherrill <joel.sherrill@…>
Branches:
4.10, 4.11, 4.8, 4.9, 5, master
Children:
75d482d
Parents:
84147e4f
Message:

updated for 3.5.1

File:
1 edited

Legend:

Unmodified
Added
Removed
  • c/PROBLEMS

    r84147e4f rd1c00a18  
    77+   The POSIX threads and real time extensions code in this tree does
    88    not work yet and is intentionally not in the normal build path.
     9
     10+   The test spfatal is out of date and as a result will NOT execute
     11    correctly.  The addition of POSIX and consequent ongoing initialization
     12    reorganization makes it pointless to fix this until the POSIX support
     13    is completely in place.
    914
    1015+   The m68000 support is nearly complete now.  The missing piece
     
    2025    This also implies that RTEMS may "think" of something as generic
    2126    across the i960 family when in fact it is specific to the CA.
     27    To make matters worse, the i960 target board owned by the RTEMS Project
     28    is now broken and as a result even the i960CA is a "compile only" port.
    2229
    2330+   Some of the BSPs still define RAM_START and RAM_END in the bsp.h file.
Note: See TracChangeset for help on using the changeset viewer.