Changeset ce3ac00 in rtems


Ignore:
Timestamp:
Jun 6, 2017, 1:41:48 PM (2 years ago)
Author:
Christian Mauderer <Christian.Mauderer@…>
Branches:
master
Children:
2585347
Parents:
b06dbb26
git-author:
Christian Mauderer <Christian.Mauderer@…> (06/06/17 13:41:48)
git-committer:
Sebastian Huber <sebastian.huber@…> (06/07/17 11:22:12)
Message:

bsps/arm: Fix ARMv7-M interrupt suppport

Enable/disable vector routines now check for a valid vector. Without
these guards, the enable/disable vector routines will not work with the
interrupt server.

File:
1 edited

Legend:

Unmodified
Added
Removed
  • c/src/lib/libbsp/arm/shared/armv7m/irq/armv7m-irq.c

    rb06dbb26 rce3ac00  
    2525rtems_status_code bsp_interrupt_vector_enable(rtems_vector_number vector)
    2626{
    27   _ARMV7M_NVIC_Set_enable((int) vector);
     27  if (bsp_interrupt_is_valid_vector(vector)) {
     28    _ARMV7M_NVIC_Set_enable((int) vector);
     29  }
    2830
    2931  return RTEMS_SUCCESSFUL;
     
    3234rtems_status_code bsp_interrupt_vector_disable(rtems_vector_number vector)
    3335{
    34   _ARMV7M_NVIC_Clear_enable((int) vector);
     36  if (bsp_interrupt_is_valid_vector(vector)) {
     37    _ARMV7M_NVIC_Clear_enable((int) vector);
     38  }
    3539
    3640  return RTEMS_SUCCESSFUL;
Note: See TracChangeset for help on using the changeset viewer.