Changeset bd91ff4e in rtems

Timestamp:

Nov 10, 2004, 10:15:01 PM (15 years ago)

Author:

Joel Sherrill <joel.sherrill@…>

Children:

9d8590d

Parents:

ae460ec

Message:

2004-11-10 Richard Campbell <richard.campbell@…>

• ChangeLog?, Makefile.am, bootloader/misc.c, bootloader/pci.c, bootloader/pci.h, console/console.c, console/inch.c, console/reboot.c, console/uart.c, console/uart.h, include/bsp.h, irq/irq.c, irq/irq.h, irq/irq_init.c, motorola/motorola.c, motorola/motorola.h, openpic/openpic.c, openpic/openpic.h, pci/detect_raven_bridge.c, pci/pci.c, pci/pci.h, start/start.S, startup/bspstart.c, vectors/vectors_init.c, vme/vmeconfig.c: Add MVME2100 BSP and MPC8240 support. There was also a significant amount of spelling and whitespace cleanup.
• tod/.cvsignore, tod/Makefile.am, tod/todcfg.c: New files.

Location:

c/src/lib/libbsp/powerpc/shared

Files:

• ChangeLog (modified) (1 diff)
• Makefile.am (modified) (1 diff)
• bootloader/misc.c (modified) (3 diffs)
• bootloader/pci.c (modified) (1 diff)
• bootloader/pci.h (modified) (1 diff)
• console/console.c (modified) (4 diffs)
• console/inch.c (modified) (2 diffs)
• console/reboot.c (modified) (1 diff)
• console/uart.c (modified) (8 diffs)
• console/uart.h (modified) (2 diffs)
• include/bsp.h (modified) (2 diffs)
• irq/irq.c (modified) (8 diffs)
• irq/irq.h (modified) (11 diffs)
• irq/irq_init.c (modified) (9 diffs)
• motorola/motorola.c (modified) (10 diffs)
• motorola/motorola.h (modified) (2 diffs)
• openpic/openpic.c (modified) (4 diffs)
• openpic/openpic.h (modified) (2 diffs)
• pci/detect_raven_bridge.c (modified) (6 diffs)
• pci/pci.c (modified) (4 diffs)
• pci/pci.h (modified) (1 diff)
• start/start.S (modified) (7 diffs)
• startup/bspstart.c (modified) (21 diffs)
• tod/.cvsignore (added)
• tod/Makefile.am (added)
• tod/todcfg.c (added)
• vectors/vectors_init.c (modified) (1 diff)
• vme/vmeconfig.c (modified) (2 diffs)

c/src/lib/libbsp/powerpc/shared/ChangeLog

@@ +1 @@
+2004-11-10      Richard Campbell <richard.campbell@oarcorp.com>
+
+        * ChangeLog, Makefile.am, bootloader/misc.c, bootloader/pci.c,
+        bootloader/pci.h, console/console.c, console/inch.c,
+        console/reboot.c, console/uart.c, console/uart.h, include/bsp.h,
+        irq/irq.c, irq/irq.h, irq/irq_init.c, motorola/motorola.c,
+        motorola/motorola.h, openpic/openpic.c, openpic/openpic.h,
+        pci/detect_raven_bridge.c, pci/pci.c, pci/pci.h, start/start.S,
+        startup/bspstart.c, vectors/vectors_init.c, vme/vmeconfig.c: Add
+        MVME2100 BSP and MPC8240 support. There was also a significant amount
+        of spelling and whitespace cleanup.
+        * tod/.cvsignore, tod/Makefile.am, tod/todcfg.c: New files.
+
+2004-11-10      Richard Campbell <richard.campbell@oarcorp.com>
+
+        * Makefile.am, bootloader/misc.c, bootloader/pci.c, bootloader/pci.h,
+        console/console.c, console/inch.c, console/reboot.c, console/uart.c,
+        console/uart.h, include/bsp.h, irq/irq.c, irq/irq.h, irq/irq_init.c,
+        motorola/motorola.c, motorola/motorola.h, openpic/openpic.c,
+        openpic/openpic.h, pci/detect_raven_bridge.c, pci/pci.c, pci/pci.h,
+        start/start.S, startup/bspstart.c, vectors/vectors_init.c,
+        vme/vmeconfig.c: Add MVME2100 BSP and MPC8240 support.
+        * tod/.cvsignore, tod/Makefile.am, tod/todcfg.c: New files.
+
 2004-09-27      Greg Menke <gregory.menke@gsfc.nasa.gov>
 

c/src/lib/libbsp/powerpc/shared/Makefile.am

@@ -6 +6 @@
 if need_shared
 SUBDIRS = clock console include pci residual openpic irq vectors start \
-    startup motorola bootloader vme
+    startup motorola bootloader vme tod
 endif
 

c/src/lib/libbsp/powerpc/shared/bootloader/misc.c

@@ -25 +25 @@
 #include <libcpu/byteorder.h>
 #include <rtems/bspIo.h>
+#include <bsp.h>
 
 SPR_RW(DEC)
@@ -281 +282 @@
          * select the serial console if not.
          */
+#if defined(BSP_KBD_IOBASE)
         err = kbdreset();
-        if (err) select_console(CONSOLE_SERIAL);
+        if (err) select_console(CONSOLE_SERIAL);
+#else
+        err = 1;
+        select_console(CONSOLE_SERIAL);
+#endif
 
         printk("\nModel: %s\nSerial: %s\n"
@@ -294 +300 @@
                (vpd.TimeBaseDivisor ? vpd.TimeBaseDivisor : 4000),
                res->TotalMemory);
-        printk("Original MSR: %lx\nOriginal HID0: %lx\nOriginal R31: %lx\n",
-               bd->o_msr, bd->o_hid0, bd->o_r31); 
 
         /* This reconfigures all the PCI subsystem */

c/src/lib/libbsp/powerpc/shared/bootloader/pci.c

@@ -25 +25 @@
 #include <libcpu/page.h>
 #include <bsp/consoleIo.h>
+#include <string.h>
 
 typedef unsigned int u32;

c/src/lib/libbsp/powerpc/shared/bootloader/pci.h

@@ -498 +498 @@
 #define PCI_DEVICE_ID_MOTOROLA_MPC105   0x0001
 #define PCI_DEVICE_ID_MOTOROLA_MPC106   0x0002
+#define PCI_DEVICE_ID_MOTOROLA_MPC8240  0x0003
 #define PCI_DEVICE_ID_MOTOROLA_RAVEN    0x4801
 

c/src/lib/libbsp/powerpc/shared/console/console.c

@@ -75 +75 @@
                 },
 };
-
 
 /*-------------------------------------------------------------------------+
@@ -136 +135 @@
 
   }
+
   return RTEMS_SUCCESSFUL;
 } /* console_initialize */
@@ -175 +175 @@
   rtems_status_code              status;
   static rtems_termios_callbacks cb = 
+#if defined(USE_POLLED_IO)
+  {
+    NULL,                               /* firstOpen */
+    NULL,                               /* lastClose */
+    NULL,                               /* pollRead */
+    BSP_uart_termios_write_polled,      /* write */
+    conSetAttr,                         /* setAttributes */
+    NULL,                               /* stopRemoteTx */
+    NULL,                               /* startRemoteTx */
+    0                                   /* outputUsesInterrupts */
+  };
+#else
   {
     console_first_open,                 /* firstOpen */
     console_last_close,                 /* lastClose */
-    NULL,                                               /* pollRead */
-    BSP_uart_termios_write_com, /* write */
-    conSetAttr,                                 /* setAttributes */
-    NULL,                                               /* stopRemoteTx */
-    NULL,                                               /* startRemoteTx */
-    1                                                   /* outputUsesInterrupts */
+    NULL,                               /* pollRead */
+    BSP_uart_termios_write_com,         /* write */
+    conSetAttr,                         /* setAttributes */
+    NULL,                               /* stopRemoteTx */
+    NULL,                               /* startRemoteTx */
+    1                                   /* outputUsesInterrupts */
   };
+#endif
 
   status = rtems_termios_open (major, minor, arg, &cb);
@@ -190 +203 @@
   if(status != RTEMS_SUCCESSFUL)
     {
-      printk("Error openning console device\n");
+      printk("Error opening console device\n");
       return status;
     }

c/src/lib/libbsp/powerpc/shared/console/inch.c

@@ -21 +21 @@
 
 #include <bsp.h>
+#if defined(BSP_KBD_IOBASE)
 #include <bsp/irq.h>
 
@@ -300 +301 @@
     return c;
 } /* _IBMPC_inch */
-
-
-
-
-
-
+#endif

c/src/lib/libbsp/powerpc/shared/console/reboot.c

@@ -17 +17 @@
   CPU_print_stack();
   /* shutdown and reboot */
+#if defined(BSP_KBD_IOBASE)
   kbd_outb(0x4, 0xFE);      /* use keyboard controler to do the job... */
+#endif
 } /* rtemsReboot */

c/src/lib/libbsp/powerpc/shared/console/uart.c

@@ -133 +133 @@
 {
   unsigned char tmp;
-  
+ 
   /* Sanity check */
   SANITY_CHECK(uart);
@@ -157 +157 @@
       return;
     }
-  
+
   /* Set DLAB bit to 1 */
   uwrite(uart, LCR, DLAB);
-  
+
   /* Set baud rate */
   uwrite(uart, DLL,  (BSPBaseBaud/baud) & 0xff); 
@@ -186 +186 @@
   uart_data[uart].hwFlow     = hwFlow;
   uart_data[uart].baud       = baud;
+
   return;
 }
@@ -202 +203 @@
   /* 
    * This function may be called whenever TERMIOS parameters
-   * are changed, so we have to make sire that baud change is 
+   * are changed, so we have to make sure that baud change is 
    * indeed required
    */
@@ -461 +462 @@
 uart_isr_is_on(const rtems_irq_connect_data *irq)
 {
-int uart = (irq->name == BSP_ISA_UART_COM1_IRQ) ?
+  int uart;
+
+#if defined(mvme2100)
+  uart = BSP_UART_COM1;
+#else
+  uart = (irq->name == BSP_ISA_UART_COM1_IRQ) ?
                         BSP_UART_COM1 : BSP_UART_COM2;
+#endif
   return uread(uart,IER);
 }
@@ -470 +477 @@
 {
         rtems_irq_connect_data d={0};
+#if defined(mvme2100)
+        d.name = BSP_UART_COM1_IRQ;
+#else
         d.name = (uart == BSP_UART_COM1) ? 
                         BSP_ISA_UART_COM1_IRQ : BSP_ISA_UART_COM2_IRQ;
+#endif
         d.off  = d.on = uart_noop;
         d.isOn = uart_isr_is_on;
@@ -527 +538 @@
 
 int
+BSP_uart_termios_write_polled(int minor, const char *buf, int len)
+{
+  int uart=minor;       /* could differ, theoretically */
+  int nwrite;
+  const char *b = buf;
+
+  assert(buf != NULL);
+
+  for (nwrite=0 ; nwrite < len ; nwrite++) {
+    BSP_uart_polled_write(uart, *b++);
+  }
+  return nwrite;
+}
+
+int
 BSP_uart_termios_write_com(int minor, const char *buf, int len)
 {
@@ -537 +563 @@
     }
 
-  /* If there TX buffer is busy - something is royally screwed up */
+  /* If the TX buffer is busy - something is royally screwed up */
   /*   assert((uread(BSP_UART_COM1, LSR) & THRE) != 0); */
        

c/src/lib/libbsp/powerpc/shared/console/uart.h

@@ -17 +17 @@
 
 void BSP_uart_init(int uart, int baud, int hwFlow);
-void BSP_uart_set_baud(int aurt, int baud);
+void BSP_uart_set_baud(int uart, int baud);
 void BSP_uart_intr_ctrl(int uart, int cmd);
 void BSP_uart_throttle(int uart);
@@ -32 +32 @@
 int  BSP_uart_install_isr(int uart, rtems_irq_hdl handler);
 int  BSP_uart_remove_isr(int uart, rtems_irq_hdl handler);
+int  BSP_uart_termios_write_polled(int minor, const char *buf, int len);
 int  BSP_uart_get_break_cb(int uart, rtems_libio_ioctl_args_t *arg);
 int  BSP_uart_set_break_cb(int uart, rtems_libio_ioctl_args_t *arg);

c/src/lib/libbsp/powerpc/shared/include/bsp.h

@@ -27 +27 @@
  */
 
+#if defined(mvme2100)
+#define CONFIGURE_NUMBER_OF_TERMIOS_PORTS 1
+#else
 #define CONFIGURE_NUMBER_OF_TERMIOS_PORTS 2
+#endif
+
 #define CONFIGURE_INTERRUPT_STACK_MEMORY  (16 * 1024)
 
-/* fundamental addresses for this BSP (PREPxxx are from libcpu/io.h) */
-#define _IO_BASE                        PREP_ISA_IO_BASE
+/* fundamental addresses for BSP (CHRPxxx and PREPxxx are from libcpu/io.h) */
+#if defined(mvme2100)
+#define _IO_BASE                CHRP_ISA_IO_BASE
+#define _ISA_MEM_BASE           CHRP_ISA_MEM_BASE
+/* address of our ram on the PCI bus   */
+#define PCI_DRAM_OFFSET         CHRP_PCI_DRAM_OFFSET
+#define PCI_MEM_BASE            0x80000000 
+#define PCI_MEM_BASE_ADJUSTMENT 0
+
+#else
+#define _IO_BASE                PREP_ISA_IO_BASE
 #define _ISA_MEM_BASE           PREP_ISA_MEM_BASE
 /* address of our ram on the PCI bus   */
@@ -37 +51 @@
 /* offset of pci memory as seen from the CPU */
 #define PCI_MEM_BASE            PREP_ISA_MEM_BASE
-
-/*
- *  base address definitions for several devices
- *
- */
+#define PCI_MEM_BASE_ADJUSTMENT PREP_ISA_MEM_BASE
+#endif
+
+/*
+ *  Base address definitions for several devices
+ *
+ *  MVME2100 is very similar but has fewer devices and uses on-CPU EPIC
+ *  implementation of OpenPIC controller.  It also cannot be probed to
+ *  find out what it is which is VERY different from other Motorola boards.
+ */
+
+#if defined(mvme2100)
+#define BSP_UART_IOBASE_COM1 ((_IO_BASE)+0x01e10000)
+/* #define BSP_UART_IOBASE_COM1     (0xffe10000) */
+#define BSP_OPEN_PIC_BASE_OFFSET 0x40000
+
+#define MVME_HAS_DEC21140
+#else
 #define BSP_UART_IOBASE_COM1 ((_IO_BASE)+0x3f8)
 #define BSP_UART_IOBASE_COM2 ((_IO_BASE)+0x2f8)
+
 #define BSP_KBD_IOBASE       ((_IO_BASE)+0x60)
 #define BSP_VGA_IOBASE       ((_IO_BASE)+0x3c0)
 
+#if defined(mvme2300)
+#define MVME_HAS_DEC21140
+#endif
+#endif
+
+#define BSP_UART_BAUD_BASE      115200
 #define BSP_CONSOLE_PORT        BSP_UART_COM1
-#define BSP_UART_BAUD_BASE      115200
+
+#if defined(MVME_HAS_DEC21140)
+struct rtems_bsdnet_ifconfig;
+int rtems_dec21140_driver_attach (struct rtems_bsdnet_ifconfig *, int);
+                                                                                
+#define RTEMS_BSP_NETWORK_DRIVER_NAME "dc1"
+#define RTEMS_BSP_NETWORK_DRIVER_ATTACH rtems_dec21140_driver_attach
+#endif
   
 #include <bsp/openpic.h>

c/src/lib/libbsp/powerpc/shared/irq/irq.c

@@ -22 +22 @@
 #include <libcpu/io.h>
 #include <bsp/vectors.h>
+#include <stdlib.h>
 
 #include <rtems/bspIo.h> /* for printk */
@@ -29 +30 @@
  * pointer to the mask representing the additionnal irq vectors
  * that must be disabled when a particular entry is activated.
- * They will be dynamically computed from teh prioruty table given
+ * They will be dynamically computed from the priority table given
  * in BSP_rtems_irq_mngt_set();
  * CAUTION : this table is accessed directly by interrupt routine
@@ -68 +69 @@
 
 /*
- * Check if IRQ is a Porcessor IRQ
+ * Check if IRQ is a Processor IRQ
  */
 static inline int is_processor_irq(const rtems_irq_symbolic_name irqLine)
@@ -127 +128 @@
     unsigned int level;
     rtems_irq_connect_data* vchain;
-  
+ 
     if (!isValidInterrupt(irq->name)) {
       printk("Invalid interrupt vector %d\n",irq->name);
@@ -192 +193 @@
 {
     unsigned int level;
-  
+ 
     if (!isValidInterrupt(irq->name)) {
       printk("Invalid interrupt vector %d\n",irq->name);
@@ -364 +365 @@
 
 /*
- * ------------------------ RTEMS Global Irq Handler Mngt Routines ----------------
+ * RTEMS Global Interrupt Handler Management Routines 
  */
 
@@ -518 +519 @@
   register unsigned new_msr;
 
-
   if (excNum == ASM_DEC_VECTOR) {
     _CPU_MSR_GET(msr);
@@ -528 +528 @@
     _CPU_MSR_SET(msr);
     return;
-    
-  }
+  }
+
   irq = openpic_irq(0);
   if (irq == OPENPIC_VEC_SPURIOUS) {

c/src/lib/libbsp/powerpc/shared/irq/irq.h

@@ -2 +2 @@
  *
  *  This include file describe the data structure and the functions implemented
- *  by rtems to write interrupt handlers.
- *
- *  CopyRight (C) 1999 valette@crf.canon.fr
+ *  by RTEMS to write interrupt handlers.
+ *
+ *  Copyright (C) 1999 valette@crf.canon.fr
  *
  *  This code is heavilly inspired by the public specification of STREAM V2
@@ -21 +21 @@
 #ifndef LIBBSP_POWERPC_MCP750_IRQ_IRQ_H
 #define LIBBSP_POWERPC_MCP750_IRQ_IRQ_H
-
 
 /*
@@ -66 +65 @@
 
 /*
- * Symblolic IRQ names and related definitions.
+ * Symbolic IRQ names and related definitions.
  */
 
 typedef enum {
   /* Base vector for our ISA IRQ handlers. */
-  BSP_ISA_IRQ_VECTOR_BASE       =       BSP_ASM_IRQ_VECTOR_BASE,
+  BSP_ISA_IRQ_VECTOR_BASE       = BSP_ASM_IRQ_VECTOR_BASE,
   /*
    * ISA IRQ handler related definitions
    */
-  BSP_ISA_IRQ_NUMBER            =       16,
-  BSP_ISA_IRQ_LOWEST_OFFSET     =       0,
-  BSP_ISA_IRQ_MAX_OFFSET        =       BSP_ISA_IRQ_LOWEST_OFFSET + BSP_ISA_IRQ_NUMBER - 1,
+  BSP_ISA_IRQ_NUMBER            = 16,
+  BSP_ISA_IRQ_LOWEST_OFFSET     = 0,
+  BSP_ISA_IRQ_MAX_OFFSET        = BSP_ISA_IRQ_LOWEST_OFFSET + BSP_ISA_IRQ_NUMBER - 1,
   /*
    * PCI IRQ handlers related definitions
    * CAUTION : BSP_PCI_IRQ_LOWEST_OFFSET should be equal to OPENPIC_VEC_SOURCE
    */
-  BSP_PCI_IRQ_NUMBER            =       16,
-  BSP_PCI_IRQ_LOWEST_OFFSET     =       BSP_ISA_IRQ_NUMBER,
-  BSP_PCI_IRQ_MAX_OFFSET        =       BSP_PCI_IRQ_LOWEST_OFFSET + BSP_PCI_IRQ_NUMBER - 1,
-  /*
-   * PowerPc exceptions handled as interrupt where a rtems managed interrupt
+  BSP_PCI_IRQ_NUMBER            = 16,
+  BSP_PCI_IRQ_LOWEST_OFFSET     = BSP_ISA_IRQ_NUMBER,
+  BSP_PCI_IRQ_MAX_OFFSET        = BSP_PCI_IRQ_LOWEST_OFFSET + BSP_PCI_IRQ_NUMBER - 1,
+  /*
+   * PowerPC exceptions handled as interrupt where an RTEMS managed interrupt
    * handler might be connected
    */
-  BSP_PROCESSOR_IRQ_NUMBER      =       1,
-  BSP_PROCESSOR_IRQ_LOWEST_OFFSET =     BSP_PCI_IRQ_MAX_OFFSET + 1,
-  BSP_PROCESSOR_IRQ_MAX_OFFSET  =       BSP_PROCESSOR_IRQ_LOWEST_OFFSET + BSP_PROCESSOR_IRQ_NUMBER - 1,
+  BSP_PROCESSOR_IRQ_NUMBER      = 1,
+  BSP_PROCESSOR_IRQ_LOWEST_OFFSET = BSP_PCI_IRQ_MAX_OFFSET + 1,
+  BSP_PROCESSOR_IRQ_MAX_OFFSET  = BSP_PROCESSOR_IRQ_LOWEST_OFFSET + BSP_PROCESSOR_IRQ_NUMBER - 1,
   /* Misc vectors for OPENPIC irqs (IPI, timers)
    */
-  BSP_MISC_IRQ_NUMBER           =       8,
-  BSP_MISC_IRQ_LOWEST_OFFSET    =       BSP_PROCESSOR_IRQ_MAX_OFFSET + 1,
-  BSP_MISC_IRQ_MAX_OFFSET       =       BSP_MISC_IRQ_LOWEST_OFFSET + BSP_MISC_IRQ_NUMBER - 1,
+  BSP_MISC_IRQ_NUMBER           = 8,
+  BSP_MISC_IRQ_LOWEST_OFFSET    = BSP_PROCESSOR_IRQ_MAX_OFFSET + 1,
+  BSP_MISC_IRQ_MAX_OFFSET       = BSP_MISC_IRQ_LOWEST_OFFSET + BSP_MISC_IRQ_NUMBER - 1,
   /*
    * Summary
    */
-  BSP_IRQ_NUMBER                =       BSP_MISC_IRQ_MAX_OFFSET + 1,
-  BSP_LOWEST_OFFSET             =       BSP_ISA_IRQ_LOWEST_OFFSET,
-  BSP_MAX_OFFSET                =       BSP_MISC_IRQ_MAX_OFFSET,
+  BSP_IRQ_NUMBER                = BSP_MISC_IRQ_MAX_OFFSET + 1,
+  BSP_LOWEST_OFFSET             = BSP_ISA_IRQ_LOWEST_OFFSET,
+  BSP_MAX_OFFSET                = BSP_MISC_IRQ_MAX_OFFSET,
     /*
      * Some ISA IRQ symbolic name definition
-     */        
-  BSP_ISA_PERIODIC_TIMER        =       0,
-
-  BSP_ISA_KEYBOARD              =       1,
-
-  BSP_ISA_UART_COM2_IRQ         =       3,
-
-  BSP_ISA_UART_COM1_IRQ         =       4,
-
-  BSP_ISA_RT_TIMER1             =       8,
-  
-  BSP_ISA_RT_TIMER3             =       10,
+     */ 
+  BSP_ISA_PERIODIC_TIMER        =  0,
+  BSP_ISA_KEYBOARD              =  1,
+  BSP_ISA_UART_COM2_IRQ         =  3,
+  BSP_ISA_UART_COM1_IRQ         =  4,
+  BSP_ISA_RT_TIMER1             =  8,
+  BSP_ISA_RT_TIMER3             = 10,
     /*
      * Some PCI IRQ symbolic name definition
      */
-  BSP_PCI_IRQ0                  =       BSP_PCI_IRQ_LOWEST_OFFSET,
-  BSP_PCI_ISA_BRIDGE_IRQ        =       BSP_PCI_IRQ0,
+  BSP_PCI_IRQ0                  = BSP_PCI_IRQ_LOWEST_OFFSET,
+  BSP_PCI_ISA_BRIDGE_IRQ        = BSP_PCI_IRQ0,
+
+#if defined(mvme2100)
+  BSP_DEC21143_IRQ                = BSP_PCI_IRQ_LOWEST_OFFSET + 1,
+  BSP_PMC_PCMIP_TYPE1_SLOT0_IRQ   = BSP_PCI_IRQ_LOWEST_OFFSET + 2,
+  BSP_PCMIP_TYPE1_SLOT1_IRQ       = BSP_PCI_IRQ_LOWEST_OFFSET + 3,
+  BSP_PCMIP_TYPE2_SLOT0_IRQ       = BSP_PCI_IRQ_LOWEST_OFFSET + 4,
+  BSP_PCMIP_TYPE2_SLOT1_IRQ       = BSP_PCI_IRQ_LOWEST_OFFSET + 5,
+  BSP_PCI_INTA_UNIVERSE_LINT0_IRQ = BSP_PCI_IRQ_LOWEST_OFFSET + 7,
+  BSP_PCI_INTB_UNIVERSE_LINT1_IRQ = BSP_PCI_IRQ_LOWEST_OFFSET + 8,
+  BSP_PCI_INTC_UNIVERSE_LINT2_IRQ = BSP_PCI_IRQ_LOWEST_OFFSET + 9,
+  BSP_PCI_INTD_UNIVERSE_LINT3_IRQ = BSP_PCI_IRQ_LOWEST_OFFSET + 10,
+  BSP_UART_COM1_IRQ               = BSP_PCI_IRQ_LOWEST_OFFSET + 13,
+  BSP_FRONT_PANEL_ABORT_IRQ       = BSP_PCI_IRQ_LOWEST_OFFSET + 14,
+  BSP_RTC_IRQ                     = BSP_PCI_IRQ_LOWEST_OFFSET + 15,
+#endif
+
     /*
-     * Some Processor execption handled as rtems IRQ symbolic name definition
+     * Some Processor exception handled as RTEMS IRQ symbolic name definition
      */
-  BSP_DECREMENTER               =       BSP_PROCESSOR_IRQ_LOWEST_OFFSET
-  
-}rtems_irq_symbolic_name;
-
-    
-
+  BSP_DECREMENTER               = BSP_PROCESSOR_IRQ_LOWEST_OFFSET
+
+} rtems_irq_symbolic_name;
 
 /*
@@ -163 +170 @@
        * RTEMS may well need such a function when restoring normal interrupt
        * processing after a debug session.
-       * 
        */
       rtems_irq_enable          on;     
@@ -206 +212 @@
   /*
    * software priorities associated with interrupts.
-   * if irqPrio  [i]  >  intrPrio  [j]  it  means  that  
+   * if irqPrio  [i]  >  intrPrio  [j]  it  means  that
    * interrupt handler hdl connected for interrupt name i
    * will  not be interrupted by the handler connected for interrupt j
@@ -237 +243 @@
 int BSP_irq_enable_at_i8259s            (const rtems_irq_symbolic_name irqLine);
 /*
- * function to acknoledge a particular irq at 8259 level. After calling
+ * function to acknowledge a particular irq at 8259 level. After calling
  * this function, if a device asserts an enabled interrupt line it will
- * be propagated further to the processor. Mainly usefull for people
- * writting raw handlers as this is automagically done for rtems managed
+ * be propagated further to the processor. Mainly useful for people
+ * writing raw handlers as this is automagically done for RTEMS managed
  * handlers.
  */
@@ -261 +267 @@
  *      4) modify them to disable the current interrupt at 8259 level (and may
  *      be others depending on software priorities)
- *      5) aknowledge the i8259s',
+ *      5) acknowledge the i8259s',
  *      6) demask the processor,
  *      7) call the application handler
@@ -268 +274 @@
  *
  *      a) can perfectly be written is C,
- *      b) may also well directly call the part of the RTEMS API that can be used
- *      from interrupt level,
- *      c) It only responsible for handling the jobs that need to be done at
- *      the device level including (aknowledging/re-enabling the interrupt at device,
- *      level, getting the data,...)
+ *      b) may also well directly call the part of the RTEMS API that can be
+ *         used from interrupt level,
+ *      c) It is only responsible for handling the jobs that need to be done at
+ *         the device level including (acknowledging/re-enabling the interrupt
+ *         at the device level, getting the data,...)
  *
  *      When returning from the function, the following will be performed by
@@ -283 +289 @@
  *      5) restore the C scratch registers...
  *      6) restore initial execution flow
- * 
  */
 int BSP_install_rtems_irq_handler       (const rtems_irq_connect_data*);
@@ -297 +302 @@
 /*
  * function to get disconnect the RTEMS irq handler for ptr->name.
- * This function checks that the value given is the current one for safety reason.
+ * This function checks that the value given is the current one for safety
+ * reasons.
  * The user can use the previous function to get it.
  */
@@ -330 +336 @@
  */
 int BSP_rtems_irq_mngt_get(rtems_irq_global_settings**);
-  
+
 extern void BSP_rtems_irq_mng_init(unsigned cpuId);
 extern void BSP_i8259s_init(void);

c/src/lib/libbsp/powerpc/shared/irq/irq_init.c

@@ -29 +29 @@
 #include <bsp/motorola.h>
 #include <rtems/bspIo.h>
-
-/*
-#define SHOW_ISA_PCI_BRIDGE_SETTINGS
-*/
 
 typedef struct {
@@ -69 +65 @@
 static rtems_irq_prio irqPrioTable[BSP_IRQ_NUMBER]={
   /*
-   * actual rpiorities for interrupt :
+   * actual priorities for interrupt :
    *    0   means that only current interrupt is masked
    *    255 means all other interrupts are masked
@@ -76 +72 @@
    * ISA interrupts.
    * The second entry has a priority of 255 because
-   * it is the slave pic entry and is should always remain
+   * it is the slave pic entry and should always remain
    * unmasked.
    */
@@ -92 +88 @@
 };
 
+#if defined(mvme2100)
+static unsigned char mvme2100_openpic_initpolarities[16] = {
+    0,  /* Not used - should be disabled */
+    0,  /* DEC21143 Controller */
+    0,  /* PMC/PC-MIP Type I Slot 0 */
+    0,  /* PC-MIP Type I Slot 1 */
+    0,  /* PC-MIP Type II Slot 0 */
+    0,  /* PC-MIP Type II Slot 1 */
+    0,  /* Not used - should be disabled */
+    0,  /* PCI Expansion Interrupt A/Universe II (LINT0) */
+    0,  /* PCI Expansion Interrupt B/Universe II (LINT1) */
+    0,  /* PCI Expansion Interrupt C/Universe II (LINT2) */
+    0,  /* PCI Expansion Interrupt D/Universe II (LINT3) */
+    0,  /* Not used - should be disabled */
+    0,  /* Not used - should be disabled */
+    1,  /* 16550 UART */
+    0,  /* Front panel Abort Switch */
+    0,  /* RTC IRQ */
+};
+
+static unsigned char mvme2100_openpic_initsenses[] = {
+    0,  /* Not used - should be disabled */
+    1,  /* DEC21143 Controller */
+    1,  /* PMC/PC-MIP Type I Slot 0 */
+    1,  /* PC-MIP Type I Slot 1 */
+    1,  /* PC-MIP Type II Slot 0 */
+    1,  /* PC-MIP Type II Slot 1 */
+    0,  /* Not used - should be disabled */
+    1,  /* PCI Expansion Interrupt A/Universe II (LINT0) */
+    1,  /* PCI Expansion Interrupt B/Universe II (LINT1) */
+    1,  /* PCI Expansion Interrupt C/Universe II (LINT2) */
+    1,  /* PCI Expansion Interrupt D/Universe II (LINT3) */
+    0,  /* Not used - should be disabled */
+    0,  /* Not used - should be disabled */
+    1,  /* 16550 UART */
+    0,  /* Front panel Abort Switch */
+    1,  /* RTC IRQ */
+};
+#else
 static unsigned char mcp750_openpic_initpolarities[16] = {
     1,  /* 8259 cascade */
@@ -115 +150 @@
     1,  /* MCP750_INT_PCI_BUS2_INTD */
 };
+#endif
 
 void VIA_isa_bridge_interrupts_setup(void)
@@ -227 +263 @@
 void BSP_rtems_irq_mng_init(unsigned cpuId)
 {
+#if !defined(mvme2100)
+  int known_cpi_isa_bridge = 0;
+#endif
   rtems_raw_except_connect_data vectorDesc;
-  int known_cpi_isa_bridge = 0;
   int i;
   
@@ -234 +272 @@
    * First initialize the Interrupt management hardware
    */
-#ifdef TRACE_IRQ_INIT  
+#if defined(mvme2100)
+#ifdef TRACE_IRQ_INIT 
+  printk("Going to initialize EPIC interrupt controller (openpic compliant)\n");
+#endif
+  openpic_init(1, mvme2100_openpic_initpolarities, mvme2100_openpic_initsenses);
+#else
+#ifdef TRACE_IRQ_INIT 
   printk("Going to initialize raven interrupt controller (openpic compliant)\n");
-#endif       
+#endif
   openpic_init(1, mcp750_openpic_initpolarities, mcp750_openpic_initsenses);
+#endif       
+
+#if !defined(mvme2100)
 #ifdef TRACE_IRQ_INIT  
   printk("Going to initialize the PCI/ISA bridge IRQ related setting (VIA 82C586)\n");
@@ -262 +309 @@
   printk("Going to initialize the ISA PC legacy IRQ management hardware\n");
 #endif       
+
   BSP_i8259s_init();
-  /*
-   * Initialize Rtems management interrupt table
+#endif
+
+  /*
+   * Initialize RTEMS management interrupt table
    */
     /*
@@ -310 +360 @@
       BSP_panic("Unable to initialize RTEMS external raw exception\n");
     }
-#ifdef TRACE_IRQ_INIT  
-    printk("RTEMS IRQ management is now operationnal\n");
+#ifdef TRACE_IRQ_INIT
+    printk("RTEMS IRQ management is now operational\n");
 #endif
 }

c/src/lib/libbsp/powerpc/shared/motorola/motorola.c

@@ -13 +13 @@
  */
 
-
+#include <bsp.h>
 #include <bsp/motorola.h>
 #include <rtems/bspIo.h>
@@ -21 +21 @@
 
 /*
-** Board-specific table that maps interrupt names to onboard pci
-** peripherals as well as local pci busses.  This table is used at
+** Board-specific table that maps interrupt names to onboard PCI
+** peripherals as well as local PCI busses.  This table is used at
 ** bspstart() to configure the interrupt name & pin for all devices that
 ** do not have it already specified.  If the device is already
@@ -117 +117 @@
    NULL_INTMAP };
 
-
-
-
-
-
-
+static struct _int_map mvme2100_intmap[] = {
+   {0, 0, 0, {{1, {16,-1,-1,-1}}, /* something shows up in slot 0 and OpenPIC */
+                                  /* 0 is unused.  This hushes the init code. */
+               NULL_PINMAP}},
+
+   {0, 13, 0, {{1, {23,24,25,26}},  /* PCI INT[A-D]/Universe Lint[0-3] */
+               NULL_PINMAP}},
+
+   {0, 14, 0, {{1, {17,-1,-1,-1}},  /* onboard ethernet */
+               NULL_PINMAP}},
+
+   NULL_INTMAP };
 
 /*
@@ -141 +147 @@
    return prep_pci_intpins[ slot % 4 ][ pin-1 ];
 }
-
-
-
-
-
-
-
-
 
 typedef struct {
@@ -163 +161 @@
       int               (*swizzler)(int, int);
 } mot_info_t;
-
 
 static const mot_info_t mot_boards[] = {
@@ -186 +183 @@
   {0x1E0, 0xFE, "MVME 3600 with MVME761", NULL, NULL},
   {0x1E0, 0xFF, "MVME 1600-001 or 1600-011", NULL, NULL},
-  {0x000, 0x00, ""}
+  {0x000, 0x00, ""},   /* end of probeable values for automatic scan */
+  {0x000, 0x00, "MVME 2100", mvme2100_intmap, prep_pci_swizzle},
 };
 
-
-
 prep_t currentPrepType;
-motorolaBoard           currentBoard;
+motorolaBoard currentBoard;
+
 prep_t checkPrepBoardType(RESIDUAL *res)
 {
@@ -214 +211 @@
 }
 
-motorolaBoard   getMotorolaBoard()
-{
+motorolaBoard getMotorolaBoard()
+{
+/*
+ *  At least the MVME2100 does not have the CPU Type and Base Type Registers,
+ *  so it cannot be probed.
+ *
+ *  NOTE: Every path must set currentBoard.
+ */
+#if defined(mvme2100)
+  currentBoard = (motorolaBoard) MVME_2100;
+#else
   unsigned char  cpu_type;
   unsigned char  base_mod;
   int            entry;
   int            mot_entry = -1;
-
+  
   cpu_type = inb(MOTOROLA_CPUTYPE_REG) & 0xF0;
   base_mod = inb(MOTOROLA_BASETYPE_REG);
@@ -235 +241 @@
     if (mot_boards[entry].base_type != base_mod)
       continue;
-    else{
+    else {
       mot_entry = entry;
       break;
@@ -248 +254 @@
   }
   currentBoard = (motorolaBoard) mot_entry;
+#endif
   return currentBoard;
 }
@@ -262 +269 @@
 {
   if (board == MOTOROLA_UNKNOWN) return NULL;
+  /* printk( "IntMap board %d 0x%08x\n", board, mot_boards[board].intmap ); */
   return mot_boards[board].intmap;
 }

c/src/lib/libbsp/powerpc/shared/motorola/motorola.h

@@ -53 +53 @@
   MVME_3600_W_MVME761           = 18,
   MVME_1600                     = 19,
+  /* In the table, slot 20 is the marker for end of automatic probe and scan */
+  MVME_2100                     = 21,
   MOTOROLA_UNKNOWN              = 255
 } motorolaBoard;
@@ -60 +62 @@
   HOST_BRIDGE_HAWK      = 1,
   HOST_BRIDGE_UNKNOWN   = 255
-}motorolaHostBridge;
+} motorolaHostBridge;
   
 #define MOTOROLA_CPUTYPE_REG    0x800

c/src/lib/libbsp/powerpc/shared/openpic/openpic.c

@@ -21 +21 @@
 
 #include <rtems.h>
+#include <bsp.h>
 #include <rtems/bspIo.h>
 #include <bsp/openpic.h>
@@ -26 +27 @@
 #include <libcpu/io.h>
 #include <libcpu/byteorder.h>
-#include <bsp.h>
 #include <rtems/bspIo.h>
 
@@ -199 +199 @@
 
     /* Kludge for the Raven */
+/*
     pci_read_config_dword(0, 0, 0, 0, &t);
+*/
     if (t == PCI_VENDOR_ID_MOTOROLA + (PCI_DEVICE_ID_MOTOROLA_RAVEN<<16)) {
         vendor = "Motorola";
@@ -480 +482 @@
 void openpic_initirq(unsigned int irq, unsigned int pri, unsigned int vec, int pol, int sense)
 {
+#if 0
+  printk("openpic_initirq: irq=%d pri=%d vec=%d pol=%d sense=%d\n",
+    irq, pri, vec, pol, sense);
+#endif
+
     check_arg_irq(irq);
     check_arg_pri(pri);

c/src/lib/libbsp/powerpc/shared/openpic/openpic.h

@@ -38 +38 @@
 #define _RTEMS_OPENPIC_H
 
-
     /*
      *  OpenPIC supports up to 2048 interrupt sources and up to 32 processors
      */
 
+#if defined(mpc8240) || defined(mpc8245)
+#define OPENPIC_MAX_SOURCES     (2048 - 16)
+#else
 #define OPENPIC_MAX_SOURCES     2048
+#endif
 #define OPENPIC_MAX_PROCESSORS  32
 
@@ -158 +161 @@
     OpenPIC_Timer Timer[OPENPIC_NUM_TIMERS];
     char Pad1[0xee00];
+#if defined(mpc8240) || defined(mpc8245)
+    char Pad2[0x0200];
+#endif
 } OpenPIC_Global;
 

c/src/lib/libbsp/powerpc/shared/pci/detect_raven_bridge.c

@@ -13 +13 @@
 
 #include <rtems/bspIo.h>
+#include <libcpu/cpuIdent.h>
 
-#define RAVEN_MPIC_IOSPACE_ENABLE       0x1
-#define RAVEN_MPIC_MEMSPACE_ENABLE      0x2
-#define RAVEN_MASTER_ENABLE             0x4
-#define RAVEN_PARITY_CHECK_ENABLE       0x40
-#define RAVEN_SYSTEM_ERROR_ENABLE       0x100
-#define RAVEN_CLEAR_EVENTS_MASK         0xf9000000
+#define RAVEN_MPIC_IOSPACE_ENABLE  0x0001
+#define RAVEN_MPIC_MEMSPACE_ENABLE 0x0002
+#define RAVEN_MASTER_ENABLE        0x0004
+#define RAVEN_PARITY_CHECK_ENABLE  0x0040
+#define RAVEN_SYSTEM_ERROR_ENABLE  0x0100
+#define RAVEN_CLEAR_EVENTS_MASK    0xf9000000
 
-#define RAVEN_MPIC_MEREN                ((volatile unsigned *)0xfeff0020)
-#define RAVEN_MPIC_MERST                ((volatile unsigned *)0xfeff0024)
+#define RAVEN_MPIC_MEREN    ((volatile unsigned *)0xfeff0020)
+#define RAVEN_MPIC_MERST    ((volatile unsigned *)0xfeff0024)
 /* enable machine check on all conditions */
-#define MEREN_VAL                               0x2f00
+#define MEREN_VAL           0x2f00
 
 #define pci BSP_pci_configuration
+extern unsigned int EUMBBAR;
 
 extern const pci_config_access_functions pci_direct_functions;
@@ -36 +38 @@
 unsigned merst;
 
-                merst = in_be32(RAVEN_MPIC_MERST);
-                /* write back value to clear status */
-                out_be32(RAVEN_MPIC_MERST, merst);
+    merst = in_be32(RAVEN_MPIC_MERST);
+    /* write back value to clear status */
+    out_be32(RAVEN_MPIC_MERST, merst);
 
-                if (enableMCP) {
-                        if (!quiet)
-                                printk("Enabling MCP generation on hostbridge errors\n");
-                        out_be32(RAVEN_MPIC_MEREN, MEREN_VAL);
-                } else {
-                        out_be32(RAVEN_MPIC_MEREN, 0);
-                        if ( !quiet && enableMCP ) {
-                                printk("leaving MCP interrupt disabled\n");
-                        }
-                }
-                return (merst & 0xffff);
+    if (enableMCP) {
+      if (!quiet)
+        printk("Enabling MCP generation on hostbridge errors\n");
+      out_be32(RAVEN_MPIC_MEREN, MEREN_VAL);
+    } else {
+      out_be32(RAVEN_MPIC_MEREN, 0);
+      if ( !quiet && enableMCP ) {
+        printk("leaving MCP interrupt disabled\n");
+      }
+    }
+    return (merst & 0xffff);
 }
 
 void detect_host_bridge()
 {
+#if (defined(mpc8240) || defined(mpc8245))
+  /*
+   * If the processor is an 8240 or an 8245 then the PIC is built
+   * in instead of being on the PCI bus. The MVME2100 is using Processor
+   * Address Map B (CHRP) although the Programmer's Reference Guide says
+   * it defaults to Map A.
+   */
+  /* We have an EPIC Interrupt Controller  */
+  OpenPIC = (volatile struct OpenPIC *) (EUMBBAR + BSP_OPEN_PIC_BASE_OFFSET);
+  pci.pci_functions = &pci_indirect_functions;
+  pci.pci_config_addr = (volatile unsigned char *) 0xfec00000;
+  pci.pci_config_data = (volatile unsigned char *) 0xfee00000;
+#else
+
   PPC_DEVICE *hostbridge;
   unsigned int id0;
   unsigned int tmp;
-  
+
   /*
    * This code assumes that the host bridge is located at
@@ -65 +81 @@
    * (still used in BSD source code) works.
    */
-  hostbridge=residual_find_device(&residualCopy, PROCESSORDEVICE, NULL, 
-                                  BridgeController,
-                                  PCIBridge, -1, 0);
+  hostbridge=residual_find_device(&residualCopy, PROCESSORDEVICE, NULL,
+            BridgeController,
+            PCIBridge, -1, 0);
+
   if (hostbridge) {
     if (hostbridge->DeviceId.Interface==PCIBridgeIndirect) {
       pci.pci_functions=&pci_indirect_functions;
-      /* Should be extracted from residual data, 
+      /* Should be extracted from residual data,
        * indeed MPC106 in CHRP mode is different,
        * but we should not use residual data in
-       * this case anyway. 
+       * this case anyway.
        */
-      pci.pci_config_addr = ((volatile unsigned char *) 
-                              (ptr_mem_map->io_base+0xcf8));
+      pci.pci_config_addr = ((volatile unsigned char *)
+             (ptr_mem_map->io_base+0xcf8));
       pci.pci_config_data = ptr_mem_map->io_base+0xcfc;
     } else if(hostbridge->DeviceId.Interface==PCIBridgeDirect) {
@@ -88 +105 @@
     pci.pci_functions = &pci_direct_functions;
     /* On all direct bridges I know the host bridge itself
-     * appears as device 0 function 0. 
-                 */
+     * appears as device 0 function 0.
+     */
     pci_read_config_dword(0, 0, 0, PCI_VENDOR_ID, &id0);
     if (id0==~0U) {
       pci.pci_functions = &pci_indirect_functions;
-      pci.pci_config_addr = ((volatile unsigned char*)
-                              (ptr_mem_map->io_base+0xcf8));
-      pci.pci_config_data = ((volatile unsigned char*)ptr_mem_map->io_base+0xcfc);
+      pci.pci_config_addr = (volatile unsigned char*)
+              (ptr_mem_map->io_base+0xcf8);
+      pci.pci_config_data = (volatile unsigned char*)
+                              (ptr_mem_map->io_base+0xcfc);
     }
     /* Here we should check that the host bridge is actually
@@ -103 +121 @@
   }
   pci_read_config_dword(0, 0, 0, 0, &id0);
+
   if(id0 == PCI_VENDOR_ID_MOTOROLA +
      (PCI_DEVICE_ID_MOTOROLA_RAVEN<<16)) {
@@ -109 +128 @@
      */
     pci_read_config_dword(0, 0, 0, PCI_COMMAND, &id0);
-#ifdef SHOW_RAVEN_SETTING    
+#ifdef SHOW_RAVEN_SETTING
     printk("RAVEN PCI command register = %x\n",id0);
-#endif    
+#endif
     id0 |= RAVEN_CLEAR_EVENTS_MASK;
     pci_write_config_dword(0, 0, 0, PCI_COMMAND, id0);
     pci_read_config_dword(0, 0, 0, PCI_COMMAND, &id0);
-#ifdef SHOW_RAVEN_SETTING    
+#ifdef SHOW_RAVEN_SETTING
     printk("After error clearing RAVEN PCI command register = %x\n",id0);
-#endif    
-    
+#endif
+
     if (id0 & RAVEN_MPIC_IOSPACE_ENABLE) {
       pci_read_config_dword(0, 0, 0,PCI_BASE_ADDRESS_0, &tmp);
-#ifdef SHOW_RAVEN_SETTING    
-      printk("Raven MPIC is accessed via IO Space Access at address : %x\n",(tmp & ~0x1));
-#endif    
+#ifdef SHOW_RAVEN_SETTING
+      printk("Raven MPIC is accessed via IO Space Access at address : %x\n",
+          (tmp & ~0x1));
+#endif
     }
     if (id0 & RAVEN_MPIC_MEMSPACE_ENABLE) {
       pci_read_config_dword(0, 0, 0,PCI_BASE_ADDRESS_1, &tmp);
-#ifdef SHOW_RAVEN_SETTING    
-      printk("Raven MPIC is accessed via memory Space Access at address : %x\n", tmp);
-#endif    
+#ifdef SHOW_RAVEN_SETTING
+      printk("Raven MPIC is accessed via memory Space Access"
+             "at address : %x\n", tmp)
+#endif
       OpenPIC=(volatile struct OpenPIC *) (tmp + PREP_ISA_MEM_BASE);
-      printk("OpenPIC found at %x.\n",
-             OpenPIC);
+      printk("OpenPIC found at %x.\n", OpenPIC);
     }
   }
+#endif
   if (OpenPIC == (volatile struct OpenPIC *)0) {
     BSP_panic("OpenPic Not found\n");
   }
-
 }

c/src/lib/libbsp/powerpc/shared/pci/pci.c

@@ -2 +2 @@
  * pci.c :  this file contains basic PCI Io functions.
  *
- *  CopyRight (C) 1999 valette@crf.canon.fr
+ *  Copyright (C) 1999 valette@crf.canon.fr
  *
- *  This code is heavilly inspired by the public specification of STREAM V2
+ *  This code is heavily inspired by the public specification of STREAM V2
  *  that can be found at :
  *
@@ -218 +218 @@
 
 
-
-
-
-
-
-
-
-
-
-
-
 #define PRINT_MSG() \
              printk("pci : Device %d:%02x routed to interrupt_line %d\n", pbus, pslot, int_name )
@@ -237 +226 @@
 ** the names defined in the routing record.
 */
-static int test_intname( struct _int_map *row, int pbus, int pslot, int int_pin, int int_name )
+static int test_intname(
+  const struct _int_map *row,
+  int pbus,
+  int pslot,
+  int int_pin,
+  int int_name
+)
 {
-   int j,k;
+   int j, k;
    int _nopin= -1, _noname= -1;
 
@@ -334 +329 @@
 
 
-void FixupPCI( struct _int_map *bspmap, int (*swizzler)(int,int) )
+void FixupPCI( const struct _int_map *bspmap, int (*swizzler)(int,int) )
 {
    unsigned char        cvalue;

c/src/lib/libbsp/powerpc/shared/pci/pci.h

@@ -1165 +1165 @@
 };
 
-void FixupPCI( struct _int_map *, int (*swizzler)(int,int) );
+void FixupPCI( const struct _int_map *, int (*swizzler)(int,int) );
 
 

c/src/lib/libbsp/powerpc/shared/start/start.S

@@ -15 +15 @@
 #include <rtems/score/cpu.h>
 #include <libcpu/io.h>
+#include <bspopts.h>
 
 #define SYNC \
@@ -29 +30 @@
         sc
 
-                
         .text
         .globl  __rtems_entry_point
@@ -68 +68 @@
  */
         lis     r11,KERNELBASE@h
-        ori     r11,r11,0x1ffe          /* set up BAT registers for 604 */
+/* set up BAT registers for 604 */
+        ori     r11,r11,0x1ffe          
         li      r8,2                    /* R/W access */
         isync
+#if defined(mvme2100)
+        /* BSP_vme_config() wants to use BAT0, this board will use the
+         * available BAT1 to map RAM.
+         */
+        mtspr   DBAT1L,r8               /* N.B. 6xx (not 601) have valid */
+        mtspr   DBAT1U,r11              /* bit in upper BAT register */
+        mtspr   IBAT1L,r8
+        mtspr   IBAT1U,r11
+#else
         mtspr   DBAT0L,r8               /* N.B. 6xx (not 601) have valid */
         mtspr   DBAT0U,r11              /* bit in upper BAT register */
         mtspr   IBAT0L,r8
         mtspr   IBAT0U,r11
+#endif
         isync
 
@@ -88 +99 @@
 enter_C_code:
         bl      MMUon
-        bl  __eabi      /* setup EABI and SYSV environment */
+        bl      __eabi  /* setup EABI and SYSV environment */
         bl      zero_bss
         /*
@@ -106 +117 @@
         mr      r1, r9
         /*
-         * We are know in a environment that is totally independent from bootloader setup.
+         * We are now in a environment that is totally independent from 
+         * bootloader setup.
          */
         lis     r5,environ@ha
@@ -114 +126 @@
         bl      boot_card
         bl      _return_to_ppcbug
-        
+
         .globl  MMUon
         .type   MMUon,@function
-MMUon:  
+MMUon:
         mfmsr   r0
+        ori     r0,r0, MSR_IP | MSR_RI | MSR_IR | MSR_DR | MSR_EE | MSR_FE0 | MSR_FE1 | MSR_FP
+#if defined(mvme2100)
+        /* Data addr translation is broken for the mvme2100, disable it here */
+        xori    r0,r0, MSR_DR
+#endif
 #if (PPC_HAS_FPU == 0)
-        ori     r0,r0, MSR_IP | MSR_RI | MSR_IR | MSR_DR | MSR_EE | MSR_FE0 | MSR_FE1 | MSR_FP
         xori    r0, r0, MSR_EE | MSR_IP | MSR_FP
 #else
-        ori     r0,r0, MSR_IP | MSR_RI | MSR_IR | MSR_DR | MSR_EE | MSR_FE0 | MSR_FE1 | MSR_FP
         xori    r0, r0, MSR_EE | MSR_IP | MSR_FE0 | MSR_FE1
 #endif
@@ -131 +146 @@
         SYNC
         rfi
-        
+
         .globl  MMUoff
         .type   MMUoff,@function
-MMUoff: 
+MMUoff: 
         mfmsr   r0
         ori     r0,r0,MSR_IR| MSR_DR | MSR_IP

c/src/lib/libbsp/powerpc/shared/startup/bspstart.c

@@ -20 +20 @@
 #include <string.h>
 
+#include <bsp.h>
 #include <rtems/libio.h>
 #include <rtems/libcsupport.h>
@@ -29 +30 @@
 #include <bsp/irq.h>
 #include <bsp/VME.h>
-#include <bsp.h>
 #include <libcpu/bat.h>
 #include <libcpu/pte121.h>
@@ -49 +49 @@
 SPR_RW(SPRG1)
 
+#if defined(DEBUG_BATS)
+void printBAT( int bat, unsigned32 upper, unsigned32 lower )
+{
+  unsigned32 lowest_addr;
+  unsigned32 size;
+
+  printk("BAT%d raw(upper=0x%08x, lower=0x%08x) ", bat, upper, lower );
+
+  lowest_addr = (upper & 0xFFFE0000);
+  size = (((upper & 0x00001FFC) >> 2) + 1) * (128 * 1024);
+  printk(" range(0x%08x, 0x%08x) %s%s %s%s%s%s %s\n",
+    lowest_addr,
+    lowest_addr + (size - 1),
+    (upper & 0x01) ? "P" : "p",
+    (upper & 0x02) ? "S" : "s",
+    (lower & 0x08) ? "G" : "g",
+    (lower & 0x10) ? "M" : "m",
+    (lower & 0x20) ? "I" : "i",
+    (lower & 0x40) ? "W" : "w",
+    (lower & 0x01) ? "Read Only" :
+      ((lower & 0x02) ? "Read/Write" : "No Access")
+  );
+}
+
+void ShowBATS(){
+  unsigned32 lower;
+  unsigned32 upper;
+
+  __MFSPR(536, upper); __MFSPR(537, lower); printBAT( 0, upper, lower );
+  __MFSPR(538, upper); __MFSPR(539, lower); printBAT( 1, upper, lower );
+  __MFSPR(540, upper); __MFSPR(541, lower); printBAT( 2, upper, lower );
+  __MFSPR(542, upper); __MFSPR(543, lower); printBAT( 3, upper, lower );
+}
+#endif
+
 /*
  * Copy of residuals passed by firmware
@@ -131 +166 @@
 void bsp_pretasking_hook(void)
 {
-    rtems_unsigned32        heap_start;    
-    rtems_unsigned32        heap_size;
-    rtems_unsigned32        heap_sbrk_spared;
-        extern rtems_unsigned32 _bsp_sbrk_init(rtems_unsigned32, rtems_unsigned32*);
-
-    heap_start = ((rtems_unsigned32) __rtems_end) +INIT_STACK_SIZE + INTR_STACK_SIZE;
-    if (heap_start & (CPU_ALIGNMENT-1))
-        heap_start = (heap_start + CPU_ALIGNMENT) & ~(CPU_ALIGNMENT-1);
-
-    heap_size = (BSP_mem_size - heap_start) - BSP_Configuration.work_space_size;
-
-        heap_sbrk_spared=_bsp_sbrk_init(heap_start, &heap_size);
+  rtems_unsigned32        heap_start;    
+  rtems_unsigned32        heap_size;
+  rtems_unsigned32        heap_sbrk_spared;
+  extern rtems_unsigned32 _bsp_sbrk_init(rtems_unsigned32, rtems_unsigned32*);
+
+  heap_start = ((rtems_unsigned32) __rtems_end) +
+                INIT_STACK_SIZE + INTR_STACK_SIZE;
+  if (heap_start & (CPU_ALIGNMENT-1))
+      heap_start = (heap_start + CPU_ALIGNMENT) & ~(CPU_ALIGNMENT-1);
+
+  heap_size = (BSP_mem_size - heap_start) - BSP_Configuration.work_space_size;
+  heap_sbrk_spared=_bsp_sbrk_init(heap_start, &heap_size);
 
 #ifdef SHOW_MORE_INIT_SETTINGS
-        printk(" HEAP start %x  size %x (%x bytes spared for sbrk)\n", heap_start, heap_size, heap_sbrk_spared);
+  printk( "HEAP start %x  size %x (%x bytes spared for sbrk)\n",
+             heap_start, heap_size, heap_sbrk_spared);
 #endif    
 
-    bsp_libc_init((void *) 0, heap_size, heap_sbrk_spared);
-
+  bsp_libc_init((void *) 0, heap_size, heap_sbrk_spared);
 
 #ifdef RTEMS_DEBUG
-    rtems_debug_enable( RTEMS_DEBUG_ALL_MASK );
+  rtems_debug_enable( RTEMS_DEBUG_ALL_MASK );
 #endif
 }
@@ -174 +209 @@
 }
 
+#if defined(mpc8240) || defined(mpc8245)
+unsigned int EUMBBAR;
+
+/* 
+ * Return the current value of the Embedded Utilities Memory Block Base Address
+ * Register (EUMBBAR) as read from the processor configuration register using
+ * Processor Address Map B (CHRP).
+ */ 
+unsigned int get_eumbbar() {
+  register int a, e;
+
+  asm volatile( "lis %0,0xfec0; ori  %0,%0,0x0000": "=r" (a) );
+  asm volatile("sync");
+                                                                
+  asm volatile("lis %0,0x8000; ori %0,%0,0x0078": "=r"(e) ); 
+  asm volatile("stwbrx  %0,0x0,%1": "=r"(e): "r"(a));  
+  asm volatile("sync");
+
+  asm volatile("lis %0,0xfee0; ori %0,%0,0x0000": "=r" (a) ); 
+  asm volatile("sync");
+                                                         
+  asm volatile("lwbrx %0,0x0,%1": "=r" (e): "r" (a));
+  asm volatile("isync");
+  return e;
+}
+#endif
+
 /*
  *  bsp_start
@@ -182 +244 @@
 void bsp_start( void )
 {
-  int err;
   unsigned char *stack;
+#if !defined(mpc8240) && !defined(mpc8245)
   unsigned l2cr;
+#endif
   register unsigned char* intrStack;
   unsigned char *work_space_start;
@@ -192 +255 @@
   motorolaBoard myBoard;
   Triv121PgTbl  pt=0;
-  /*
-   * Get CPU identification dynamically. Note that the get_ppc_cpu_type() function
-   * store the result in global variables so that it can be used latter...
+
+  select_console(CONSOLE_SERIAL);
+  /*
+   * Get CPU identification dynamically. Note that the get_ppc_cpu_type()
+   * function store the result in global variables so that it can be used 
+   * later...
    */
   myCpu         = get_ppc_cpu_type();
   myCpuRevision = get_ppc_cpu_revision();
+
+#if defined(mvme2100)
+  EUMBBAR = get_eumbbar(); 
+
+  Cpu_table.exceptions_in_RAM    = TRUE;
+  { unsigned v = 0x3000 ; _CPU_MSR_SET(v); }
+#endif
+
+#if !defined(mpc8240) && !defined(mpc8245)
   /*
    * enables L1 Cache. Note that the L1_caches_enables() codes checks for
@@ -203 +278 @@
    */
   L1_caches_enables();
+
   /*
    * Enable L2 Cache. Note that the set_L2CR(L2CR) codes checks for
@@ -213 +289 @@
   if ( (! (l2cr & 0x80000000)) && ((int) l2cr == -1))
     set_L2CR(0xb9A14000);
-  /*
-   * the initial stack  has aready been set to this value in start.S
+#endif
+
+  /*
+   * the initial stack has already been set to this value in start.S
    * so there is no need to set it in r1 again... It is just for info
    * so that It can be printed without accessing R1.
    */
-  stack = ((unsigned char*) __rtems_end) + INIT_STACK_SIZE - CPU_MINIMUM_STACK_FRAME_SIZE;
-
- /* tag the bottom (T. Straumann 6/36/2001 <strauman@slac.stanford.edu>) */
+  stack = ((unsigned char*) __rtems_end) +
+               INIT_STACK_SIZE - CPU_MINIMUM_STACK_FRAME_SIZE;
+
+  /* tag the bottom (T. Straumann 6/36/2001 <strauman@slac.stanford.edu>) */
   *((unsigned32 *)stack) = 0;
 
@@ -227 +306 @@
    * SPRG1 = software managed IRQ stack
    *
-   * This could be done latter (e.g in IRQ_INIT) but it helps to understand
+   * This could be done later (e.g in IRQ_INIT) but it helps to understand
    * some settings below...
    */
-  intrStack = ((unsigned char*) __rtems_end) + INIT_STACK_SIZE + INTR_STACK_SIZE - CPU_MINIMUM_STACK_FRAME_SIZE;
+  intrStack = ((unsigned char*) __rtems_end) +
+    INIT_STACK_SIZE + INTR_STACK_SIZE - CPU_MINIMUM_STACK_FRAME_SIZE;
 
   /* make sure it's properly aligned */
@@ -244 +324 @@
 
   /*
-   * Initialize default raw exception hanlders. See vectors/vectors_init.c
+   * Initialize default raw exception handlers. See vectors/vectors_init.c
    */
   initialize_exceptions();
-  /*
-   * Init MMU block address translation to enable hardware
-   * access
-   */
-  /*
-   * PC legacy IO space used for inb/outb and all PC
-   * compatible hardware
-   */
-  setdbat(1, _IO_BASE, _IO_BASE, 0x10000000, IO_PAGE);
-  /*
-   * PCI devices memory area. Needed to access OPENPIC features
-   * provided by the RAVEN
-   */
-  /* T. Straumann: give more PCI address space */
-  setdbat(2, PCI_MEM_BASE, PCI_MEM_BASE, 0x10000000, IO_PAGE);
-  /*
-   * Must have acces to open pic PCI ACK registers 
-   * provided by the RAVEN
-   * 
+
+  /*
+   * Init MMU block address translation to enable hardware access
+   */
+#if !defined(mvme2100)
+  /*
+   * PC legacy IO space used for inb/outb and all PC compatible hardware
+   */
+   setdbat(1, _IO_BASE, _IO_BASE, 0x10000000, IO_PAGE);
+#endif
+
+  /*
+   * PCI devices memory area. Needed to access OpenPIC features
+   * provided by the Raven
+   *
+   * T. Straumann: give more PCI address space
+   */
+   setdbat(2, PCI_MEM_BASE, PCI_MEM_BASE, 0x10000000, IO_PAGE);
+
+  /*
+   * Must have access to OpenPIC PCI ACK registers provided by the Raven
    */
   setdbat(3, 0xf0000000, 0xf0000000, 0x10000000, IO_PAGE);
@@ -271 +353 @@
   select_console(CONSOLE_LOG);
 
-  /* We check that the keyboard is present and immediately 
+  /*
+   * We check that the keyboard is present and immediately 
    * select the serial console if not.
    */
-  err = kbdreset();
-  if (err) select_console(CONSOLE_SERIAL);
+#if defined(BSP_KBD_IOBASE)
+  { int err;
+    err = kbdreset();
+    if (err) select_console(CONSOLE_SERIAL);
+  }
+#else
+  select_console(CONSOLE_SERIAL);
+#endif
 
   boardManufacturer   =  checkPrepBoardType(&residualCopy);
@@ -285 +374 @@
   
   printk("-----------------------------------------\n");
-  printk("Welcome to %s on %s\n", _RTEMS_version, motorolaBoardToString(myBoard));
+  printk("Welcome to %s on %s\n", _RTEMS_version,
+                                    motorolaBoardToString(myBoard));
   printk("-----------------------------------------\n");
 #ifdef SHOW_MORE_INIT_SETTINGS  
@@ -309 +399 @@
   InitializePCI();
 
- {
-    struct _int_map     *bspmap   = motorolaIntMap(currentBoard);
-    if( bspmap )
-    {
-       printk("pci : Configuring interrupt routing for '%s'\n", motorolaBoardToString(currentBoard));
+  {
+    const struct _int_map *bspmap = motorolaIntMap(currentBoard);
+    if( bspmap ) {
+       printk("pci : Configuring interrupt routing for '%s'\n",
+          motorolaBoardToString(currentBoard));
        FixupPCI(bspmap, motorolaIntSwizzle(currentBoard) );
     }
@@ -320 +410 @@
  }
 
-
 #ifdef SHOW_MORE_INIT_SETTINGS
   printk("Number of PCI buses found is : %d\n", BusCountPCI());
@@ -331 +420 @@
   __asm__ __volatile ("sc");
   /*
-   * Check we can still catch exceptions and returned coorectly.
+   * Check we can still catch exceptions and return correctly.
    */
   printk("Testing exception handling Part 2\n");
   __asm__ __volatile ("sc");
+
+  /*
+   *  Somehow doing the above seems to clobber SPRG0 on the mvme2100.  It
+   *  is probably a not so subtle hint that you do not want to use PPCBug
+   *  once RTEMS is up and running.  Anyway, we still needs to indicate
+   *  that we have fixed PR288.  Eventually, this should go away.
+   */
+  _write_SPRG0(PPC_BSP_HAS_FIXED_PR288);
 #endif  
 
-
-  BSP_mem_size                          = residualCopy.TotalMemory;
-  BSP_bus_frequency                     = residualCopy.VitalProductData.ProcessorBusHz;
-  BSP_processor_frequency               = residualCopy.VitalProductData.ProcessorHz;
-  BSP_time_base_divisor                 = (residualCopy.VitalProductData.TimeBaseDivisor?
-                                           residualCopy.VitalProductData.TimeBaseDivisor : 4000);
+  BSP_mem_size            = residualCopy.TotalMemory;
+  BSP_bus_frequency       = residualCopy.VitalProductData.ProcessorBusHz;
+  BSP_processor_frequency = residualCopy.VitalProductData.ProcessorHz;
+  BSP_time_base_divisor   = (residualCopy.VitalProductData.TimeBaseDivisor?
+                    residualCopy.VitalProductData.TimeBaseDivisor : 4000);
 
   /* clear hostbridge errors but leave MCP disabled -
@@ -348 +444 @@
    */
   _BSP_clear_hostbridge_errors(0 /* enableMCP */, 0/*quiet*/);
-
 
   /* Allocate and set up the page table mappings
@@ -359 +454 @@
   pt = BSP_pgtbl_setup(&BSP_mem_size);
 
-  if (!pt ||
-          TRIV121_MAP_SUCCESS != triv121PgTblMap(
-                                                                                pt,
-                                                                                TRIV121_121_VSID,
-                                                                                0xfeff0000,
-                                                                                1,
-                                                                                TRIV121_ATTR_IO_PAGE,
-                                                                                TRIV121_PP_RW_PAGE
-                                                                                )) {
-        printk("WARNING: unable to setup page tables VME bridge must share PCI space\n");
+  if (!pt || TRIV121_MAP_SUCCESS != triv121PgTblMap(
+            pt, TRIV121_121_VSID, 0xfeff0000, 1,
+            TRIV121_ATTR_IO_PAGE, TRIV121_PP_RW_PAGE)) {
+        printk("WARNING: unable to setup page tables VME "
+               "bridge must share PCI space\n");
   }
-  
+
   /*
    * Set up our hooks
@@ -385 +475 @@
 
 #ifdef SHOW_MORE_INIT_SETTINGS
-  printk("BSP_Configuration.work_space_size = %x\n", BSP_Configuration.work_space_size);
+  printk("BSP_Configuration.work_space_size = %x\n",
+          BSP_Configuration.work_space_size);
 #endif  
   work_space_start = 
     (unsigned char *)BSP_mem_size - BSP_Configuration.work_space_size;
 
-  if ( work_space_start <= ((unsigned char *)__rtems_end) + INIT_STACK_SIZE + INTR_STACK_SIZE) {
+  if ( work_space_start <=
+       ((unsigned char *)__rtems_end) + INIT_STACK_SIZE + INTR_STACK_SIZE) {
     printk( "bspstart: Not enough RAM!!!\n" );
     bsp_cleanup();
@@ -402 +494 @@
   BSP_rtems_irq_mng_init(0);
 
-  
   /* Activate the page table mappings only after
    * initializing interrupts because the irq_mng_init()
@@ -412 +503 @@
 #endif
     BSP_pgtbl_activate(pt);
-        /* finally, switch off DBAT3 */
-        setdbat(3, 0, 0, 0, 0); 
+    /* finally, switch off DBAT3 */
+    setdbat(3, 0, 0, 0, 0); 
   }
 
   /*
-   * Initialize VME bridge - needs working PCI
-   * and IRQ subsystems...
+   * Initialize VME bridge - needs working PCI and IRQ subsystems...
    */
 #ifdef SHOW_MORE_INIT_SETTINGS
   printk("Going to initialize VME bridge\n");
 #endif
-  /* VME initialization is in a separate file so apps which don't use
-   * VME or want a different configuration may link against a customized
-   * routine.
+  /*
+   * VME initialization is in a separate file so apps which don't use VME or
+   * want a different configuration may link against a customized routine.
    */
   BSP_vme_config();
+
+
+#if defined(DEBUG_BATS)
+  ShowBATS();
+#endif
 
 #ifdef SHOW_MORE_INIT_SETTINGS

c/src/lib/libbsp/powerpc/shared/vectors/vectors_init.c

@@ -176 +176 @@
     BSP_panic("Exception handling initialization failed\n");
   }
+#ifdef RTEMS_DEBUG
   else {
     printk("Exception handling initialization done\n");
   }
+#endif
 }

c/src/lib/libbsp/powerpc/shared/vme/vmeconfig.c

@@ -35 +35 @@
 } dbat0u;
 
-  if (currentBoard < MVME_2300 || currentBoard >= MVME_1600) {
-                printk("VME bridge for this board is unknown - if it's a Tundra Universe, add the board to 'shared/vme/vmeconfig.c'\n");
-                printk("Skipping VME initialization...\n");
-                return;
-  }
-
   vmeUniverseInit();
   vmeUniverseReset();
-
   /* setup a PCI area to map the VME bus */
 
@@ -50 +43 @@
   /* if we have page tables, BAT0 is available */
   if (dbat0u.bat.vs || dbat0u.bat.vp) {
-        printk("WARNING: BAT0 is taken (no pagetables?); VME bridge must share PCI range for VME access\n");
-        printk("Skipping VME initialization...\n");
+        printk("WARNING: BAT0 is taken (no pagetables?); "
+               "VME bridge must share PCI range for VME access\n"
+               "Skipping VME initialization...\n");
         return;
   }