Ignore:
Timestamp:
Jun 27, 2018, 6:54:13 AM (3 years ago)
Author:
Sebastian Huber <sebastian.huber@…>
Branches:
5, master
Children:
8f035cb
Parents:
2987c4f
git-author:
Sebastian Huber <sebastian.huber@…> (06/27/18 06:54:13)
git-committer:
Sebastian Huber <sebastian.huber@…> (06/29/18 08:04:37)
Message:

riscv: Remove mstatus from thread context

The mstatus register contains no thread-specific state which must be
saved/restored during a context switch. Machine interrupts (MIE) must
be enabled during a context switch.

Create separate CPU_Interrupt_frame structure.

Update #3433.

File:
1 edited

Legend:

Unmodified
Added
Removed
  • cpukit/score/cpu/riscv/riscv-context-initialize.c

    r2987c4f rb706b4a  
    3636#include <rtems/score/cpu.h>
    3737#include <rtems/score/address.h>
    38 #include <rtems/score/riscv-utility.h>
    3938
    4039void _CPU_Context_Initialize(
     
    6059
    6160  context->isr_dispatch_disable = 0;
    62 
    63   /* Enable interrupts and FP */
    64   context->mstatus = MSTATUS_FS | MSTATUS_MIE;
    6561}
Note: See TracChangeset for help on using the changeset viewer.