Changeset b3211b5a in rtems


Ignore:
Timestamp:
Oct 31, 2013, 2:23:23 PM (6 years ago)
Author:
Daniel Hellstrom <daniel@…>
Branches:
4.11, master
Children:
ffc862c
Parents:
82e11be2
git-author:
Daniel Hellstrom <daniel@…> (10/31/13 14:23:23)
git-committer:
Sebastian Huber <sebastian.huber@…> (10/31/13 14:31:06)
Message:

SPARC BSPs: disable interrupts as early as possible

There is no point having interrupts enabled before reaching
boot_card() that disables interrupt. We better have it off
all the time.

It is required to turn off interrupt on secondary CPUs in an
SMP system.

File:
1 edited

Legend:

Unmodified
Added
Removed
  • c/src/lib/libbsp/sparc/shared/start.S

    r82e11be2 rb3211b5a  
    227227        mov     %g3, %wim
    228228
    229         or      %g1, 0x20, %g1
    230         wr      %g1, %psr               ! enable traps
     229        or      %g1, 0xf20, %g1
     230        wr      %g1, %psr               ! enable traps and disable ints
    231231
    232232        nop
Note: See TracChangeset for help on using the changeset viewer.