- Timestamp:
- 04/22/14 05:46:56 (10 years ago)
- Branches:
- 4.11, 5, master
- Children:
- 3fe1e43
- Parents:
- e5120a5
- git-author:
- Sebastian Huber <sebastian.huber@…> (04/22/14 05:46:56)
- git-committer:
- Sebastian Huber <sebastian.huber@…> (04/28/14 07:26:19)
- File:
-
- 1 edited
Legend:
- Unmodified
- Added
- Removed
-
doc/cpu_supplement/sparc.t
re5120a5 rb2ec2d15 398 398 @end ifset 399 399 400 The registers g2 through g4 are reserved for applications. GCC uses them as 401 volatile registers by default. So they are treated like volatile registers in 402 RTEMS as well. 400 403 401 404 @subsubsection Floating Point Registers
Note: See TracChangeset
for help on using the changeset viewer.