Changeset abea02a8 in rtems for c/src/lib/libbsp/arm/shared

Timestamp:
07/03/16 07:30:20 (8 years ago)
Author:
Pavel Pisa <pisa@…>
Branches:
5, master
Children:
d4316537
Parents:
0e507d55
git-author:
Pavel Pisa <pisa@…> (07/03/16 07:30:20)
git-committer:
Pavel Pisa <pisa@…> (07/04/16 13:55:57)
Message:

bsp/arm: Report correct maximal cache line length for ARM Cortex-A + L2C-310.

(No files)

Note: See TracChangeset for help on using the changeset viewer.