Changeset 99d6172 in rtems for cpukit


Ignore:
Timestamp:
Nov 7, 2018, 12:50:38 AM (10 months ago)
Author:
Zenon <zenon.hans.taneka@…>
Branches:
master
Children:
a818d13c
Parents:
9bb39516
git-author:
Zenon <zenon.hans.taneka@…> (11/07/18 00:50:38)
git-committer:
Joel Sherrill <joel@…> (11/07/18 00:51:32)
Message:

Correct minor spelling and grammar errors

This work was performed as a GCI 2018 task.

File:
1 edited

Legend:

Unmodified
Added
Removed
  • cpukit/dev/i2c/xilinx-axi-i2c.c

    r9bb39516 r99d6172  
    503503         * FIFO programmable depth interrupt register with a value that is 2
    504504         * less than the number we need (the register is minus 1). When we have
    505          * one byte left disable the TX error interrupt because setting the NO
     505         * one byte left, disable the TX error interrupt because setting the NO
    506506         * ACK bit in the command register causes a TX error interrupt. Set the
    507507         * TXAK bit in the CR to not-acknowledge the next byte received telling
Note: See TracChangeset for help on using the changeset viewer.