Changeset 907af7dc in rtems
- Timestamp:
- May 24, 2001, 8:14:58 PM (20 years ago)
- Branches:
- 4.10, 4.11, 4.8, 4.9, 5, master
- Children:
- 133ddf2e
- Parents:
- ffb4ccf
- Location:
- c/src/lib/libcpu/powerpc
- Files:
-
- 2 edited
Legend:
- Unmodified
- Added
- Removed
-
c/src/lib/libcpu/powerpc/ChangeLog
rffb4ccf r907af7dc 1 2001-05-24 Eric Valette <valette@crf.canon.fr> 2 3 * mpc8xx/console-generic/console-generic.c: Bug found by Yacine 4 <elkolli@crf.canon.fr> where the initialization or irq data structure 5 was incomplete in case a SMC channel was used first and later a SCC one. 6 1 7 2001-03-30 Eric Valette <valette@crf.canon.fr> 2 8 -
c/src/lib/libcpu/powerpc/mpc8xx/console-generic/console-generic.c
rffb4ccf r907af7dc 640 640 } 641 641 642 static rtems_irq_connect_data consoleIrqData = 643 { 644 BSP_CPM_IRQ_SCC2, 645 (rtems_irq_hdl)m8xx_scc2_interrupt_handler, 646 (rtems_irq_enable) m8xx_scc_enable, 647 (rtems_irq_disable) m8xx_scc_disable, 648 (rtems_irq_is_enabled) m8xx_scc_isOn 649 }; 642 static rtems_irq_connect_data consoleIrqData; 650 643 651 644 void … … 827 820 } 828 821 if ( (mbx8xx_console_get_configuration() & 0x06) == 0x02 ) { 822 consoleIrqData.on = m8xx_scc_enable; 823 consoleIrqData.off = m8xx_scc_disable; 824 consoleIrqData.isOn = m8xx_scc_isOn; 825 829 826 switch (minor) { 830 case SCC2_MINOR: 831 break; 827 case SCC2_MINOR: 828 consoleIrqData.name = BSP_CPM_IRQ_SCC2; 829 consoleIrqData.hdl = m8xx_scc2_interrupt_handler; 830 break; 832 831 833 832 #ifdef mpc860
Note: See TracChangeset
for help on using the changeset viewer.