Ignore:
Timestamp:
Feb 29, 2000, 4:35:45 PM (21 years ago)
Author:
Joel Sherrill <joel.sherrill@…>
Branches:
4.10, 4.11, 4.8, 4.9, 5, master
Children:
b6f9b5f1
Parents:
6f645ff
Message:

BSP now compiles and links with CAVSL board information. This includes
linkcmds updated, simio references removed, and switch to libchip for
serial ports from simio.

Added a MEMORY_MAP file to capture information about the various
addresses on this board.

In addition, many of the beta patches are now included.

File:
1 edited

Legend:

Unmodified
Added
Removed
  • c/src/lib/libbsp/c4x/c4xsim/README

    r6f645ff r8eacefcc  
    66BOARD:              Simulator in GDB
    77BUS:                N/A
    8 CPU FAMILY:         ppc
     8CPU FAMILY:         C3X/C4X
    99CPU:                C32 and others
    1010COPROCESSORS:       N/A
     
    1515PERIPHERALS
    1616===========
    17 TIMERS:             PPC internal Timebase register
     17TIMERS:             Internal Timer
    1818  RESOLUTION:         ???
    1919SERIAL PORTS:       simulated via
Note: See TracChangeset for help on using the changeset viewer.