Changeset 84ff8b7b in rtems for c/src/lib/libbsp/m68k/gen68360/startup/init68360.c
- Timestamp:
- Oct 13, 1997, 5:38:18 PM (24 years ago)
- Branches:
- 4.10, 4.11, 4.8, 4.9, 5, master
- Children:
- d17d4d2f
- Parents:
- d9fe8e2
- File:
-
- 1 edited
Legend:
- Unmodified
- Added
- Removed
-
c/src/lib/libbsp/m68k/gen68360/startup/init68360.c
rd9fe8e2 r84ff8b7b 70 70 /* 71 71 * Step 8: Initialize system protection 72 * Enable watchdog 73 * Watchdog causes system reset 74 * Next-to-slowest watchdog timeout 75 * (21 seconds with 25 MHz oscillator) 76 * Enable double bus fault monitor 77 * Enable bus monitor for external cycles 78 * 1024 clocks for external timeout 79 */ 80 m360.sypcr = 0xEC; 72 * Enable watchdog 73 * Watchdog causes system reset 74 * Next-to-slowest watchdog timeout (21 seconds with 25 MHz oscillator) 75 * Enable double bus fault monitor 76 * Enable bus monitor for external cycles 77 * 1024 clocks for external timeout 78 */ 79 m360.sypcr = 0xEC; 81 80 82 81 /* … … 219 218 /* 220 219 * Step 8: Initialize system protection 221 * Disable watchdog FIXME: Should use watchdog!!!!220 * Enable watchdog 222 221 * Watchdog causes system reset 223 * Slowest watchdog timeout222 * Next-to-slowest watchdog timeout (21 seconds with 25 MHz oscillator) 224 223 * Enable double bus fault monitor 225 * Enable bus monitor external226 * 1 28clocks for external timeout227 */ 228 m360.sypcr = 0x 7F;224 * Enable bus monitor for external cycles 225 * 1024 clocks for external timeout 226 */ 227 m360.sypcr = 0xEC; 229 228 230 229 /* … … 308 307 * Step 14: More system initialization 309 308 * SDCR (Serial DMA configuration register) 310 * Disable SDMA during FREEZE309 * Enable SDMA during FREEZE 311 310 * Give SDMA priority over all interrupt handlers 312 311 * Set DMA arbiration level to 4 … … 321 320 * SCCs priority grouped at top of table 322 321 */ 323 m360.sdcr = M360_SDMA_ FREEZE | M360_SDMA_SISM_7 | M360_SDMA_SAID_4;322 m360.sdcr = M360_SDMA_SISM_7 | M360_SDMA_SAID_4; 324 323 m360.cicr = (3 << 22) | (2 << 20) | (1 << 18) | (0 << 16) | 325 324 (4 << 13) | (0x1F << 8) | (128); … … 370 369 /* 371 370 * Step 8: Initialize system protection 372 * Enable watchdog 373 * Watchdog causes system reset 374 * Next-to-slowest watchdog timeout 375 * (21 seconds with 25 MHz oscillator) 376 * Enable double bus fault monitor 377 * Enable bus monitor for external cycles 378 * 1024 clocks for external timeout 379 */ 380 m360.sypcr = 0xEC; 371 * Enable watchdog 372 * Watchdog causes system reset 373 * Next-to-slowest watchdog timeout (21 seconds with 25 MHz oscillator) 374 * Enable double bus fault monitor 375 * Enable bus monitor for external cycles 376 * 1024 clocks for external timeout 377 */ 378 m360.sypcr = 0xEC; 381 379 382 380 /*
Note: See TracChangeset
for help on using the changeset viewer.