Changeset 82f6941 in umon
- Timestamp:
- 07/16/15 11:26:39 (9 years ago)
- Branches:
- master
- Children:
- 90c2701
- Parents:
- b8ffb40
- git-author:
- Jarielle Catbagan <jcatbagan93@…> (07/16/15 11:26:39)
- git-committer:
- Ed Sutter <edsutterjr@…> (07/18/15 13:13:23)
- File:
-
- 1 edited
Legend:
- Unmodified
- Added
- Removed
-
ports/beagleboneblack/cpuio.c
rb8ffb40 r82f6941 139 139 pinMuxInit(void) 140 140 { 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 141 // Set pin mux configuration for UART0 RX/TX pins 142 CNTL_MODULE_REG(CONF_UART0_RXD) = SLEWSLOW | RX_ON | 143 PULL_OFF | MUXMODE_0; 144 CNTL_MODULE_REG(CONF_UART0_TXD) = SLEWSLOW | RX_OFF | 145 PULL_OFF | MUXMODE_0; 146 147 // Configure GPIO pins tied to four USR LEDS... 148 // GPIO1_21: USER0 LED (D2) 149 CNTL_MODULE_REG(CONF_GPMC_A5) = SLEWSLOW | RX_ON | 150 PULL_OFF | MUXMODE_7; 151 // GPIO1_22: USER1 LED (D3) 152 CNTL_MODULE_REG(CONF_GPMC_A6) = SLEWSLOW | RX_ON | 153 PULL_OFF | MUXMODE_7; 154 // GPIO1_23: USER2 LED (D4) 155 CNTL_MODULE_REG(CONF_GPMC_A7) = SLEWSLOW | RX_ON | 156 PULL_OFF | MUXMODE_7; 157 // GPIO1_24: USER3 LED (D5) 158 CNTL_MODULE_REG(CONF_GPMC_A8) = SLEWSLOW | RX_ON | 159 PULL_OFF | MUXMODE_7; 160 160 } 161 161 … … 163 163 InitGPIO1(void) 164 164 { 165 165 // GPIO_CTRL: Enable GPIO1 module 166 166 GPIO1_REG(0x130) = 0; 167 167 168 168 // GPIO_OE: 25-24 are outputs... 169 169 GPIO1_REG(0x134) &= ~(USR0_LED | USR1_LED | USR2_LED | USR3_LED); 170 170 171 171 // All LEDs off... 172 172 GPIO1_REG(0x13c) &= ~(USR0_LED | USR1_LED | USR2_LED | USR3_LED); 173 173 } … … 181 181 ram_vector_install(); 182 182 183 184 185 186 187 188 189 190 191 192 193 194 183 // Enable the control module: 184 CM_WKUP_REG(CM_WKUP_CONTROL_CLKCTRL) |= 2; 185 186 // Enable clock for UART0: 187 CM_WKUP_REG(CM_WKUP_UART0_CLKCTRL) |= 2; 188 189 // Enable clock for GPIO1: 190 CM_PER_REG(CM_DIV_M3_DPLL_PER) |= 2; 191 192 pinMuxInit(); 193 194 InitUART(DEFAULT_BAUD_RATE); 195 195 InitGPIO1(); 196 196 197 198 197 // Set UART0 mode to 16x 198 UART0_REG(UART_MDR1) &= ~7; 199 199 } 200 200 … … 221 221 } 222 222 223 223 // GPIO21-24: 224 224 if (on) 225 225 GPIO1_REG(0x13c) |= bit;
Note: See TracChangeset
for help on using the changeset viewer.