Changeset 75ad7376 in rtems


Ignore:
Timestamp:
Nov 28, 2001, 6:15:51 PM (20 years ago)
Author:
Joel Sherrill <joel.sherrill@…>
Branches:
4.10, 4.11, 4.8, 4.9, 5, master
Children:
4db30283
Parents:
c1b61c5
Message:

2001-11-28 Joel Sherrill <joel@…>,

This was tracked as PR91.

  • rtems/score/cpu.h: Added CPU_PROVIDES_ISR_IS_IN_PROGRESS macro which is used to specify if the port uses the standard macro for this (FALSE). A TRUE setting indicates the port provides its own implementation.
  • rtems/score/c_isr.inl: Deleted and contents merged into cpu.c.
  • cpu.c: Received contents of c_isr.inl.
  • Makefile.am: Deleted reference to c_isr.inl.
Files:
2 deleted
16 edited

Legend:

Unmodified
Added
Removed
  • c/src/exec/score/cpu/powerpc/rtems/new-exceptions/cpu.h

    rc1b61c5 r75ad7376  
    572572
    573573/*
     574 *  This is defined if the port has a special way to report the ISR nesting
     575 *  level.  Most ports maintain the variable _ISR_Nest_level.
     576 */
     577
     578#define CPU_PROVIDES_ISR_IS_IN_PROGRESS TRUE
     579
     580/*
    574581 *  Should be large enough to run all RTEMS tests.  This insures
    575582 *  that a "reasonable" small application should not have any problems.
  • c/src/exec/score/cpu/powerpc/rtems/old-exceptions/cpu.h

    rc1b61c5 r75ad7376  
    654654
    655655/*
     656 *  This is defined if the port has a special way to report the ISR nesting
     657 *  level.  Most ports maintain the variable _ISR_Nest_level.
     658 */
     659
     660#define CPU_PROVIDES_ISR_IS_IN_PROGRESS TRUE
     661
     662/*
    656663 *  Should be large enough to run all RTEMS tests.  This insures
    657664 *  that a "reasonable" small application should not have any problems.
  • c/src/lib/libbsp/powerpc/support/new_exception_processing/ChangeLog

    rc1b61c5 r75ad7376  
     12001-11-28      Joel Sherrill <joel@OARcorp.com>,
     2
     3        This was tracked as PR91.
     4        * rtems/score/cpu.h: Added CPU_PROVIDES_ISR_IS_IN_PROGRESS macro which
     5        is used to specify if the port uses the standard macro for this (FALSE).
     6        A TRUE setting indicates the port provides its own implementation.
     7        * rtems/score/c_isr.inl: Deleted and contents merged into cpu.c.
     8        * cpu.c: Received contents of c_isr.inl.
     9        * Makefile.am: Deleted reference to c_isr.inl.
     10
    1112001-11-26      Ralf Corsepius <corsepiu@faw.uni-ulm.de>
    212
  • c/src/lib/libbsp/powerpc/support/new_exception_processing/Makefile.am

    rc1b61c5 r75ad7376  
    1212include_rtems_scoredir = $(includedir)/rtems/score
    1313
    14 include_rtems_score_HEADERS = rtems/score/cpu.h rtems/score/c_isr.inl
     14include_rtems_score_HEADERS = rtems/score/cpu.h
    1515
    1616S_FILES = cpu_asm.S
     
    2929
    3030# FIXME: This should not be here.
    31 PREINSTALL_FILES = $(PROJECT_INCLUDE)/rtems/score/cpu.h \
    32     $(PROJECT_INCLUDE)/rtems/score/c_isr.inl
     31PREINSTALL_FILES = $(PROJECT_INCLUDE)/rtems/score/cpu.h
    3332
    3433$(PROJECT_INCLUDE):
  • c/src/lib/libbsp/powerpc/support/new_exception_processing/cpu.c

    rc1b61c5 r75ad7376  
    111111}
    112112
     113/*PAGE
     114 *
     115 *  This is the PowerPC specific implementation of the routine which
     116 *  returns TRUE if an interrupt is in progress.
     117 */
    113118
     119boolean _ISR_Is_in_progress( void )
     120{
     121  register unsigned int isr_nesting_level;
     122  /*
     123   * Move from special purpose register 0 (mfspr SPRG0, r3)
     124   */
     125  asm volatile ("mfspr  %0, 272" : "=r" (isr_nesting_level));
     126  return isr_nesting_level;
     127}
    114128
    115 
  • c/src/lib/libbsp/powerpc/support/new_exception_processing/rtems/score/cpu.h

    rc1b61c5 r75ad7376  
    572572
    573573/*
     574 *  This is defined if the port has a special way to report the ISR nesting
     575 *  level.  Most ports maintain the variable _ISR_Nest_level.
     576 */
     577
     578#define CPU_PROVIDES_ISR_IS_IN_PROGRESS TRUE
     579
     580/*
    574581 *  Should be large enough to run all RTEMS tests.  This insures
    575582 *  that a "reasonable" small application should not have any problems.
  • c/src/lib/libbsp/powerpc/support/old_exception_processing/ChangeLog

    rc1b61c5 r75ad7376  
     12001-11-28      Joel Sherrill <joel@OARcorp.com>,
     2
     3        This was tracked as PR91.
     4        * rtems/score/cpu.h: Added CPU_PROVIDES_ISR_IS_IN_PROGRESS macro which
     5        is used to specify if the port uses the standard macro for this (FALSE).
     6        A TRUE setting indicates the port provides its own implementation.
     7        * rtems/score/c_isr.inl: Deleted and contents merged into cpu.c.
     8        * cpu.c: Received contents of c_isr.inl.
     9        * Makefile.am: Deleted reference to c_isr.inl.
     10
    1112001-11-26      Ralf Corsepius <corsepiu@faw.uni-ulm.de>
    212
  • c/src/lib/libbsp/powerpc/support/old_exception_processing/Makefile.am

    rc1b61c5 r75ad7376  
    1414
    1515include_rtems_scoredir = $(includedir)/rtems/score
    16 include_rtems_score_HEADERS = rtems/score/cpu.h \
    17     rtems/score/c_isr.inl rtems/score/ppc_offs.h
     16include_rtems_score_HEADERS = rtems/score/cpu.h rtems/score/ppc_offs.h
    1817
    1918# Assembly source names
     
    2928
    3029# FIXME: This should not be here.
    31 PREINSTALL_FILES = $(PROJECT_INCLUDE)/rtems/score/cpu.h \
    32     $(PROJECT_INCLUDE)/rtems/score/c_isr.inl
     30PREINSTALL_FILES = $(PROJECT_INCLUDE)/rtems/score/cpu.h
    3331
    3432TMPINSTALL_FILES += $(PROJECT_RELEASE)/lib/rtems$(LIB_VARIANT).o
  • c/src/lib/libbsp/powerpc/support/old_exception_processing/cpu.c

    rc1b61c5 r75ad7376  
    874874}
    875875
     876/*PAGE
     877 *
     878 *  This is the PowerPC specific implementation of the routine which
     879 *  returns TRUE if an interrupt is in progress.
     880 *
     881 *  NOTE: This is the same as the generic version. But since the
     882 *        PowerPC is still supporting old and new exception processing
     883 *        models and the new exception processing model has a hardware
     884 *        way of doing this, we have to provide this capability here
     885 *        for symmetry.
     886 */
     887
     888boolean _ISR_Is_in_progress( void )
     889{
     890  return (_ISR_Nest_level != 0);
     891}
  • c/src/lib/libbsp/powerpc/support/old_exception_processing/rtems/score/cpu.h

    rc1b61c5 r75ad7376  
    654654
    655655/*
     656 *  This is defined if the port has a special way to report the ISR nesting
     657 *  level.  Most ports maintain the variable _ISR_Nest_level.
     658 */
     659
     660#define CPU_PROVIDES_ISR_IS_IN_PROGRESS TRUE
     661
     662/*
    656663 *  Should be large enough to run all RTEMS tests.  This insures
    657664 *  that a "reasonable" small application should not have any problems.
  • c/src/lib/libcpu/powerpc/new-exceptions/ChangeLog

    rc1b61c5 r75ad7376  
     12001-11-28      Joel Sherrill <joel@OARcorp.com>,
     2
     3        This was tracked as PR91.
     4        * rtems/score/cpu.h: Added CPU_PROVIDES_ISR_IS_IN_PROGRESS macro which
     5        is used to specify if the port uses the standard macro for this (FALSE).
     6        A TRUE setting indicates the port provides its own implementation.
     7        * rtems/score/c_isr.inl: Deleted and contents merged into cpu.c.
     8        * cpu.c: Received contents of c_isr.inl.
     9        * Makefile.am: Deleted reference to c_isr.inl.
     10
    1112001-11-26      Ralf Corsepius <corsepiu@faw.uni-ulm.de>
    212
  • c/src/lib/libcpu/powerpc/new-exceptions/cpu.c

    rc1b61c5 r75ad7376  
    111111}
    112112
     113/*PAGE
     114 *
     115 *  This is the PowerPC specific implementation of the routine which
     116 *  returns TRUE if an interrupt is in progress.
     117 */
    113118
     119boolean _ISR_Is_in_progress( void )
     120{
     121  register unsigned int isr_nesting_level;
     122  /*
     123   * Move from special purpose register 0 (mfspr SPRG0, r3)
     124   */
     125  asm volatile ("mfspr  %0, 272" : "=r" (isr_nesting_level));
     126  return isr_nesting_level;
     127}
    114128
    115 
  • c/src/lib/libcpu/powerpc/old-exceptions/ChangeLog

    rc1b61c5 r75ad7376  
     12001-11-28      Joel Sherrill <joel@OARcorp.com>,
     2
     3        This was tracked as PR91.
     4        * rtems/score/cpu.h: Added CPU_PROVIDES_ISR_IS_IN_PROGRESS macro which
     5        is used to specify if the port uses the standard macro for this (FALSE).
     6        A TRUE setting indicates the port provides its own implementation.
     7        * rtems/score/c_isr.inl: Deleted and contents merged into cpu.c.
     8        * cpu.c: Received contents of c_isr.inl.
     9        * Makefile.am: Deleted reference to c_isr.inl.
     10
    1112001-11-26      Ralf Corsepius <corsepiu@faw.uni-ulm.de>
    212
  • c/src/lib/libcpu/powerpc/old-exceptions/cpu.c

    rc1b61c5 r75ad7376  
    874874}
    875875
     876/*PAGE
     877 *
     878 *  This is the PowerPC specific implementation of the routine which
     879 *  returns TRUE if an interrupt is in progress.
     880 *
     881 *  NOTE: This is the same as the generic version. But since the
     882 *        PowerPC is still supporting old and new exception processing
     883 *        models and the new exception processing model has a hardware
     884 *        way of doing this, we have to provide this capability here
     885 *        for symmetry.
     886 */
     887
     888boolean _ISR_Is_in_progress( void )
     889{
     890  return (_ISR_Nest_level != 0);
     891}
  • cpukit/score/cpu/powerpc/rtems/new-exceptions/cpu.h

    rc1b61c5 r75ad7376  
    572572
    573573/*
     574 *  This is defined if the port has a special way to report the ISR nesting
     575 *  level.  Most ports maintain the variable _ISR_Nest_level.
     576 */
     577
     578#define CPU_PROVIDES_ISR_IS_IN_PROGRESS TRUE
     579
     580/*
    574581 *  Should be large enough to run all RTEMS tests.  This insures
    575582 *  that a "reasonable" small application should not have any problems.
  • cpukit/score/cpu/powerpc/rtems/old-exceptions/cpu.h

    rc1b61c5 r75ad7376  
    654654
    655655/*
     656 *  This is defined if the port has a special way to report the ISR nesting
     657 *  level.  Most ports maintain the variable _ISR_Nest_level.
     658 */
     659
     660#define CPU_PROVIDES_ISR_IS_IN_PROGRESS TRUE
     661
     662/*
    656663 *  Should be large enough to run all RTEMS tests.  This insures
    657664 *  that a "reasonable" small application should not have any problems.
Note: See TracChangeset for help on using the changeset viewer.