Changeset 74fe9ce in rtems
- Timestamp:
- 03/15/18 14:49:11 (5 years ago)
- Branches:
- 5, master
- Children:
- 3200c300
- Parents:
- dce920ae
- git-author:
- Joel Sherrill <joel@…> (03/15/18 14:49:11)
- git-committer:
- Joel Sherrill <joel@…> (03/16/18 13:38:20)
- File:
-
- 1 edited
Legend:
- Unmodified
- Added
- Removed
-
cpukit/score/cpu/bfin/include/rtems/bfin/bf533.h
rdce920ae r74fe9ce 332 332 #define TIMER2_WIDTH 0xFFC0062CL 333 333 334 /* 335 * These are defined in bsps/bfin/include/bf52x.h. Ensure those definitions 336 * are consistent with our expectations. 334 337 #define TIMER_ENABLE 0xFFC00640L 335 338 #define TIMER_DISABLE 0xFFC00644L 336 339 #define TIMER_STATUS 0xFFC00648L 340 */ 341 #if ((TIMER_ENABLE != 0xFFC00640L) || \ 342 (TIMER_DISABLE != 0xFFC00644L) || \ 343 (TIMER_STATUS != 0xFFC00648L)) 344 #error "Timer register addresses are inconsistent" 345 #endif 337 346 338 347 /* Real Time Clock Chapter 16 */
Note: See TracChangeset
for help on using the changeset viewer.