Ignore:
Timestamp:
12/06/00 15:32:40 (22 years ago)
Author:
Joel Sherrill <joel.sherrill@…>
Branches:
4.10, 4.11, 4.8, 4.9, 5, master
Children:
5996c48
Parents:
c3df4a6
Message:

2000-12-06 Joel Sherrill <joel@…>

  • rtems/score/cpu.h: When mips ISA level is 1, registers in the context should be 32 not 64 bits.
File:
1 edited

Legend:

Unmodified
Added
Removed
  • c/src/exec/score/cpu/mips/ChangeLog

    rc3df4a6 r5d7bfce3  
     12000-12-06      Joel Sherrill <joel@OARcorp.com>
     2
     3        * rtems/score/cpu.h: When mips ISA level is 1, registers in the
     4        context should be 32 not 64 bits.
     5
    162000-11-30      Joel Sherrill <joel@OARcorp.com>
    27
Note: See TracChangeset for help on using the changeset viewer.