Changeset 5c27c80 in rtems
- Timestamp:
- 01/12/01 13:38:01 (23 years ago)
- Branches:
- 4.10, 4.11, 4.8, 4.9, 5, master
- Children:
- d1941587
- Parents:
- d2959b2
- Location:
- c/src/lib/libcpu/mips
- Files:
-
- 2 edited
Legend:
- Unmodified
- Added
- Removed
-
c/src/lib/libcpu/mips/r46xx/vectorisrs/vectorisrs.c
rd2959b2 r5c27c80 8 8 #define mips_get_cause( _cause ) \ 9 9 do { \ 10 asm volatile( "mfc0 %0, $13; nop" : "= g" (_cause) : ); \10 asm volatile( "mfc0 %0, $13; nop" : "=r" (_cause) : ); \ 11 11 } while (0) 12 12 -
c/src/lib/libcpu/mips/tx39/vectorisrs/vectorisrs.c
rd2959b2 r5c27c80 9 9 #define mips_get_cause( _cause ) \ 10 10 do { \ 11 asm volatile( "mfc0 %0, $13; nop" : "= g" (_cause) : ); \11 asm volatile( "mfc0 %0, $13; nop" : "=r" (_cause) : ); \ 12 12 } while (0) 13 13
Note: See TracChangeset
for help on using the changeset viewer.