Changeset 5961b4c7 in rtems


Ignore:
Timestamp:
Jan 16, 2006, 3:12:30 PM (14 years ago)
Author:
Joel Sherrill <joel.sherrill@…>
Branches:
4.10, 4.11, 4.8, 4.9, 5, master
Children:
ece004d
Parents:
22b3bed
Message:

2006-01-16 Joel Sherrill <joel@…>

  • rtems/new-exceptions/cpu.h, rtems/old-exceptions/cpu.h, rtems/score/cpu.h: Part of a large patch to improve Doxygen output. As a side-effect, grammar and spelling errors were corrected, spacing errors were address, and some variable names were improved.
Location:
cpukit/score/cpu/powerpc
Files:
4 edited

Legend:

Unmodified
Added
Removed
  • cpukit/score/cpu/powerpc/ChangeLog

    r22b3bed r5961b4c7  
     12006-01-16      Joel Sherrill <joel@OARcorp.com>
     2
     3        * rtems/new-exceptions/cpu.h, rtems/old-exceptions/cpu.h,
     4        rtems/score/cpu.h: Part of a large patch to improve Doxygen output.
     5        As a side-effect, grammar and spelling errors were corrected, spacing
     6        errors were address, and some variable names were improved.
     7
    182005-11-08      Ralf Corsepius <ralf.corsepius@rtems.org>
    29
  • cpukit/score/cpu/powerpc/rtems/new-exceptions/cpu.h

    r22b3bed r5961b4c7  
    2424 *  Derived from c/src/exec/cpu/no_cpu/cpu.h:
    2525 *
    26  *  COPYRIGHT (c) 1989-1997.
     26 *  COPYRIGHT (c) 1989-2006.
    2727 *  On-Line Applications Research Corporation (OAR).
    2828 *
     
    9898 *  If FALSE, then the memory is allocated during initialization.
    9999 *
    100  *  This should be TRUE is CPU_HAS_SOFTWARE_INTERRUPT_STACK is TRUE
    101  *  or CPU_INSTALL_HARDWARE_INTERRUPT_STACK is TRUE.
     100 *  This should be TRUE is CPU_HAS_SOFTWARE_INTERRUPT_STACK is TRUE.
    102101 */
    103102
  • cpukit/score/cpu/powerpc/rtems/old-exceptions/cpu.h

    r22b3bed r5961b4c7  
    2121 *  Derived from c/src/exec/cpu/no_cpu/cpu.h:
    2222 *
    23  *  COPYRIGHT (c) 1989-1997.
     23 *  COPYRIGHT (c) 1989-2006.
    2424 *  On-Line Applications Research Corporation (OAR).
    2525 *
     
    103103 *  If FALSE, then the memory is allocated during initialization.
    104104 *
    105  *  This should be TRUE is CPU_HAS_SOFTWARE_INTERRUPT_STACK is TRUE
    106  *  or CPU_INSTALL_HARDWARE_INTERRUPT_STACK is TRUE.
     105 *  This should be TRUE is CPU_HAS_SOFTWARE_INTERRUPT_STACK is TRUE.
    107106 */
    108107
  • cpukit/score/cpu/powerpc/rtems/score/cpu.h

    r22b3bed r5961b4c7  
    300300
    301301/*
    302  *  Should be large enough to run all RTEMS tests.  This insures
     302 *  Should be large enough to run all RTEMS tests.  This ensures
    303303 *  that a "reasonable" small application should not have any problems.
    304304 */
     
    366366 *  a single instruction (e.g. i486).  It is probably best to avoid
    367367 *  an "endian swapping control bit" in the CPU.  One good reason is
    368  *  that interrupts would probably have to be disabled to insure that
     368 *  that interrupts would probably have to be disabled to ensure that
    369369 *  an interrupt does not try to access the same "chunk" with the wrong
    370370 *  endian.  Another good reason is that on some CPUs, the endian bit
Note: See TracChangeset for help on using the changeset viewer.