Changeset 5850c533 in rtems


Ignore:
Timestamp:
Oct 26, 2001, 1:41:07 PM (19 years ago)
Author:
Joel Sherrill <joel.sherrill@…>
Branches:
4.10, 4.11, 4.8, 4.9, 5, master
Children:
baef9d91
Parents:
5f85d3b
Message:

2001-10-26 Alexandra Kossovsky <sasha@…>

  • README, console/console.c, hw_init/hw_init.c, include/bsp.h, startup/bspstart.c, startup/linkcmds: Minor fixes post merge.
Location:
c/src/lib/libbsp/sh/gensh4
Files:
7 edited

Legend:

Unmodified
Added
Removed
  • c/src/lib/libbsp/sh/gensh4/ChangeLog

    r5f85d3b r5850c533  
     12001-10-26      Alexandra Kossovsky <sasha@oktet.ru>
     2
     3        * README, console/console.c, hw_init/hw_init.c, include/bsp.h,
     4        startup/bspstart.c, startup/linkcmds: Minor fixes post merge.
     5
    162001-10-15      Joel Sherrill <joel@OARcorp.com>
    27
  • c/src/lib/libbsp/sh/gensh4/README

    r5f85d3b r5850c533  
    6565    'start.S' after copying all data from rom to ram.
    6666
    67 (3) In  'make/custom/gensh4.cfg'  you should properly set 'HZ=XXXX', which
    68     is frequency fed to the CPU core (external clock frequency can be
     67(3) In 'configure.ac' you should properly set 'CPU_CLOCK_RATE_HZ'.
     68    It is frequency fed to the CPU core (external clock frequency can be
    6969    multiplied by on-chip PLLs). Please note that it is not a frequency of
    7070    external oscillator! See Hardware Manual, section 10, for details.
    7171    Global variable 'SH4_CPU_HZ_Frequency' is declared in 'bsp.h' and
    72     initilized in 'bspstart.c' to ${HZ}. It is used by console driver,
     72    initilized in 'bspstart.c' to ${HZ}. It is used by sci driver,
    7373    which exists in 'libcpu/sh/sh7750'.
    7474
  • c/src/lib/libbsp/sh/gensh4/console/console.c

    r5f85d3b r5850c533  
    182182console_last_close(int major, int minor, void *arg)
    183183{
    184     return sh4uart_disable(&sh4_uarts[minor]);
     184    if (console_mode != CONSOLE_MODE_IPL)
     185    /* working from gdb we should not disable port operations */
     186        return sh4uart_disable(&sh4_uarts[minor],
     187                !(boot_mode == SH4_BOOT_MODE_IPL));
     188    else
     189        return RTEMS_SUCCESSFUL;
    185190}
    186191
  • c/src/lib/libbsp/sh/gensh4/hw_init/hw_init.c

    r5f85d3b r5850c533  
    44 * Copyright (C) 2001 OKTET Ltd., St.-Petersburg, Russia
    55 * Author: Victor V. Vengerov <vvv@oktet.ru>
     6 *         Alexandra Kossovsky <sasha@oktet.ru>
    67 *
    78 *  The license and distribution terms for this file may be
     
    175176       timer counter frequency is 12 MHz; 1.56e-5*1.2e7= 187.2, therefore
    176177       program the refresh timer divider to 187 */
    177     /* Sasha, try to run it with period 187 -- it should work! */
    178178    write16(SH7750_RTCOR_KEY | 187, SH7750_RTCOR);
    179 /*    write16(SH7750_RTCOR_KEY | 90, SH7750_RTCOR); */
    180179   
    181180    /* Clear refresh counter */
  • c/src/lib/libbsp/sh/gensh4/include/bsp.h

    r5f85d3b r5850c533  
    135135extern void *CPU_Interrupt_stack_high ;
    136136
    137 #if OBSOLETE
    138 /*
    139  * This variable is nesessary for console driver.
    140  */
    141 extern rtems_unsigned32 SH4_CPU_HZ_Frequency;
    142 #endif
    143 
    144137/*
    145138 * Defined in start.S
  • c/src/lib/libbsp/sh/gensh4/startup/bspstart.c

    r5f85d3b r5850c533  
    4646
    4747char *rtems_progname;
    48 
    49 #if OBSOLETE
    50 /*
    51  * This variable is nesessary for console driver.
    52  */
    53 unsigned32 SH4_CPU_HZ_Frequency = CPU_CLOCK_RATE_HZ;
    54 #endif
    5548
    5649/*
  • c/src/lib/libbsp/sh/gensh4/startup/linkcmds

    r5f85d3b r5850c533  
    1717 */
    1818
    19 /*
     19
    2020OUTPUT_FORMAT("elf32-shl", "elf32-shl",
    2121              "elf32-shl")
    22  */
    2322OUTPUT_ARCH(sh)
    2423ENTRY(_start)
Note: See TracChangeset for help on using the changeset viewer.