Changeset 562cadfa in rtems
- Timestamp:
- Jun 11, 2012, 5:29:38 PM (9 years ago)
- Branches:
- 4.11, 5, master
- Children:
- 3e5ff08
- Parents:
- dea10503
- git-author:
- Joel Sherrill <joel.sherrill@…> (06/11/12 17:29:38)
- git-committer:
- Joel Sherrill <joel.sherrill@…> (06/11/12 17:40:10)
- File:
-
- 1 edited
Legend:
- Unmodified
- Added
- Removed
-
cpukit/score/cpu/i386/rtems/score/cpu.h
rdea10503 r562cadfa 38 38 #define CPU_INLINE_ENABLE_DISPATCH TRUE 39 39 #define CPU_UNROLL_ENQUEUE_PRIORITY FALSE 40 41 /* 42 * Does the CPU follow the simple vectored interrupt model? 43 * 44 * If TRUE, then RTEMS allocates the vector table it internally manages. 45 * If FALSE, then the BSP is assumed to allocate and manage the vector 46 * table 47 * 48 * PowerPC Specific Information: 49 * 50 * The PowerPC and x86 were the first to use the PIC interrupt model. 51 * They do not use the simple vectored interrupt model. 52 */ 53 #define CPU_SIMPLE_VECTORED_INTERRUPTS FALSE 40 54 41 55 /* … … 343 357 */ 344 358 345 #define _CPU_Initialize_vectors()346 347 359 #define _CPU_ISR_Disable( _level ) i386_disable_interrupts( _level ) 348 360
Note: See TracChangeset
for help on using the changeset viewer.