Ignore:
Timestamp:
Aug 30, 2011, 1:58:05 PM (9 years ago)
Author:
Sebastian Huber <sebastian.huber@…>
Branches:
4.11, 5, master
Children:
5be93c2
Parents:
c1188b41
Message:

2011-08-30 Peter Dufault <dufault@…>

  • make/custom/phycore_mpc5554.cfg, startup/linkcmds.phycore_mpc5554, network/if_smc.c: New files.
  • Makefile.am, preinstall.am: Reflect changes above.
  • configure.ac: Add support for the Phytec PhyCORE MPC5554. Includes:
    • HAS_SMC91111 to indicate a BSP has that neworking.
    • SMC91111_ENADDR_IS_SETUP so that it skips code to set up the MAC address.
    • MPC55XX_CLOCK_EMIOS_CHANNEL to permit one to set which eMIOS channel to use for the clock.
    • MPC55XX_BOOTFLAGS: Skips two words above the RCHW in the startup for use in skpping over the MMU setup. Required for debugging via a cheap emulator where code is loaded into RAM and then mapped in as flash.
  • BOARD_PHYCORE_MPC5554 If defined, use custom settings for the Phytec PhyCORE MPC5554 SOM.
  • clock/clock-config.c: Modify so that the EMIOS channel used for the clock can be selected at configuration time. For MPC5544 only:
    • Conditionally skip access to a register that faults if accessed on the MPC5554
    • Do not set the control register mode as was done for GW_LCFM support, it breaks interrupts.
  • make/custom/mpc55xx.inc: Make it possible to override the soft-float to set the type of floating point BSP will use.
  • startup/start.S: Add support for the "boot flags", two long-words that I manipulate with the debugger to skip over MMU setup. Use an external for the start of external SRAM instead of the hardwired number 0x20000000. Disable write access to the internal flash.
File:
1 edited

Legend:

Unmodified
Added
Removed
  • c/src/lib/libbsp/powerpc/mpc55xxevb/clock/clock-config.c

    rc1188b41 r54a4fe5f  
    3131
    3232#include <rtems/status-checks.h>
    33 
    34 #define MPC55XX_CLOCK_EMIOS_CHANNEL (MPC55XX_EMIOS_CHANNEL_NUMBER - 1)
    3533
    3634/* This is defined in clockdrv_shell.h */
     
    105103  regs->CBDR.R = 0;
    106104  regs->CCNTR.R = 0;
     105#if MPC55XX_CHIP_TYPE != 5554
     106  /* This is reserved on the MPC5554.
     107   */
    107108  regs->ALTCADR.R = 0;
     109#endif
    108110
    109111  /* Set control register */
     112  /* The mode change, made by Thomas for GW_LCFM support, breaks interrupts
     113   * on the MPC5554.
     114   */
     115#if MPC55XX_CHIP_TYPE == 5554
     116  ccr.B.MODE = MPC55XX_EMIOS_MODE_MC_UP_INT_CLK;
     117#else
    110118  ccr.B.MODE = MPC55XX_EMIOS_MODE_MCB_UP_INT_CLK;
     119#endif
    111120  ccr.B.UCPREN = 1;
    112121  ccr.B.FEN = 1;
Note: See TracChangeset for help on using the changeset viewer.