Changeset 4a80bf2b in rtems
- Timestamp:
- 01/25/01 15:52:19 (23 years ago)
- Branches:
- 4.10, 4.11, 4.8, 4.9, 5, master
- Children:
- 2a929cc
- Parents:
- 38371dbe
- Files:
-
- 4 edited
Legend:
- Unmodified
- Added
- Removed
-
c/src/tests/psxtests/ChangeLog
r38371dbe r4a80bf2b 1 2001-01-25 Joel Sherrill <joel@OARcorp.com> 2 3 * psx01/psx01.scn: Corrected to reflect clock_getres() now working. 4 1 5 2000-11-17 Jennifer Averett <jennifer@OARcorp.com> 2 6 -
c/src/tests/psxtests/psx01/psx01.scn
r38371dbe r4a80bf2b 6 6 NOTE: VERSION will vary. 7 7 Init: uts.version: 8 Init: uts.machine: CPU/BSP 9 NOTE: CPU/BSP will vary. 10 8 Init: uts.machine: CPU/CPU Model 9 NOTE: CPU/CPU Model will vary. 11 10 Init: clock_gettime - EINVAL (invalid clockid) 12 11 Init: clock_settime - EINVAL (invalid clockid) … … 14 13 Init: clock_getres - EINVAL (NULL resolution) 15 14 Init: clock_getres - SUCCESSFUL 16 Init: resolution = sec (100), nsec (0) 17 15 Init: resolution = sec (0), nsec (10000000) 18 16 Fri May 24 11:05:00 1996 19 17 Init: clock_settime - SUCCESSFUL -
testsuites/psxtests/ChangeLog
r38371dbe r4a80bf2b 1 2001-01-25 Joel Sherrill <joel@OARcorp.com> 2 3 * psx01/psx01.scn: Corrected to reflect clock_getres() now working. 4 1 5 2000-11-17 Jennifer Averett <jennifer@OARcorp.com> 2 6 -
testsuites/psxtests/psx01/psx01.scn
r38371dbe r4a80bf2b 6 6 NOTE: VERSION will vary. 7 7 Init: uts.version: 8 Init: uts.machine: CPU/BSP 9 NOTE: CPU/BSP will vary. 10 8 Init: uts.machine: CPU/CPU Model 9 NOTE: CPU/CPU Model will vary. 11 10 Init: clock_gettime - EINVAL (invalid clockid) 12 11 Init: clock_settime - EINVAL (invalid clockid) … … 14 13 Init: clock_getres - EINVAL (NULL resolution) 15 14 Init: clock_getres - SUCCESSFUL 16 Init: resolution = sec (100), nsec (0) 17 15 Init: resolution = sec (0), nsec (10000000) 18 16 Fri May 24 11:05:00 1996 19 17 Init: clock_settime - SUCCESSFUL
Note: See TracChangeset
for help on using the changeset viewer.