Changeset 487c4f62 in rtems for c/src/lib/libbsp/mips

Timestamp:
07/10/97 19:09:16 (27 years ago)
Author:
Joel Sherrill <joel.sherrill@…>
Branches:
4.10, 4.11, 4.8, 4.9, 5, master
Children:
bf3a7a5a
Parents:
900a3ab1
Message:

Strip the trace bit from the SR register when dispatching a thread when
exiting from an ISR. This allows the trace bit to be set on a per task
basis and tracing to be limited to that task.

(No files)

Note: See TracChangeset for help on using the changeset viewer.