Changeset 44c2d393 in rtems for bsps

Timestamp:
07/27/18 13:04:38 (6 years ago)
Author:
Sebastian Huber <sebastian.huber@…>
Branches:
5, master
Children:
334e1d2
Parents:
cfc9573
git-author:
Sebastian Huber <sebastian.huber@…> (07/27/18 13:04:38)
git-committer:
Sebastian Huber <sebastian.huber@…> (07/27/18 13:06:55)
Message:

bsp/riscv: Fix inter-processor interrupts

The previous version worked only on a patched Qemu. Writes to mip are
illegal according to the The RISC-V Instruction Set Manual, Volume II:
Privileged Architecture, Privileged Architecture Version 1.10.

Update #3433.

(No files)

Note: See TracChangeset for help on using the changeset viewer.