Changeset 424ab48 in rtems
- Timestamp:
- Apr 7, 1997, 9:21:55 PM (24 years ago)
- Branches:
- 4.10, 4.11, 4.8, 4.9, 5, master
- Children:
- 12d6f14
- Parents:
- d911f4c2
- File:
-
- 1 edited
Legend:
- Unmodified
- Added
- Removed
-
c/src/exec/score/cpu/powerpc/cpu.h
rd911f4c2 r424ab48 506 506 #endif 507 507 #endif 508 boolean *Switch_necessary;508 volatile boolean *Switch_necessary; 509 509 boolean *Signal; 510 510 } _CPU_IRQ_info CPU_STRUCTURE_ALIGNMENT; … … 654 654 #define _CPU_ISR_Set_level( new_level ) \ 655 655 { \ 656 register unsigned32 tmp ; \656 register unsigned32 tmp = 0; \ 657 657 asm volatile ( \ 658 658 "mfmsr %0; andc %0,%0,%1; and %2, %2, %1; or %0, %0, %2; mtmsr %0" : \
Note: See TracChangeset
for help on using the changeset viewer.