Changeset 41a557bc in rtems


Ignore:
Timestamp:
Dec 21, 2018, 7:39:33 AM (3 months ago)
Author:
Sebastian Huber <sebastian.huber@…>
Branches:
master
Children:
c37807e9
Parents:
b0c2d48
git-author:
Sebastian Huber <sebastian.huber@…> (12/21/18 07:39:33)
git-committer:
Sebastian Huber <sebastian.huber@…> (12/21/18 09:32:41)
Message:

bsps/arm: Add ARMv7-AR disable data cache

Close #3667.

Files:
1 added
5 edited

Legend:

Unmodified
Added
Removed
  • bsps/arm/shared/cache/cache-cp15.c

    rb0c2d48 r41a557bc  
    88
    99/*
    10  * Copyright (c) 2009-2011 embedded brains GmbH.  All rights reserved.
    11  *
    12  *  embedded brains GmbH
    13  *  Obere Lagerstr. 30
    14  *  82178 Puchheim
    15  *  Germany
    16  *  <rtems@embedded-brains.de>
     10 * Copyright (C) 2009, 2018 embedded brains GmbH
    1711 *
    1812 * The license and distribution terms for this file may be
     
    2216
    2317#include <libcpu/arm-cp15.h>
     18
    2419#include "cache-cp15.h"
    2520
    2621#define CPU_DATA_CACHE_ALIGNMENT 32
     22
    2723#define CPU_INSTRUCTION_CACHE_ALIGNMENT 32
     24
    2825#if defined(__ARM_ARCH_7A__)
    2926/* Some/many ARM Cortex-A cores have L1 data line length 64 bytes */
     
    3330#define CPU_CACHE_SUPPORT_PROVIDES_RANGE_FUNCTIONS
    3431
     32#if __ARM_ARCH >= 7 && (__ARM_ARCH_PROFILE == 65 || __ARM_ARCH_PROFILE == 82)
     33#define CPU_CACHE_SUPPORT_PROVIDES_DISABLE_DATA
     34#endif
    3535
    3636static inline void _CPU_cache_flush_1_data_line(const void *d_addr)
  • c/src/lib/libbsp/arm/beagle/Makefile.am

    rb0c2d48 r41a557bc  
    8585# Cache
    8686librtemsbsp_a_SOURCES += ../../../../../../bsps/arm/shared/cache/cache-cp15.c
     87librtemsbsp_a_SOURCES += ../../../../../../bsps/arm/shared/cache/cache-v7ar-disable-data.S
    8788
    8889###############################################################################
  • c/src/lib/libbsp/arm/imx/Makefile.am

    rb0c2d48 r41a557bc  
    6363# Cache
    6464librtemsbsp_a_SOURCES += ../../../../../../bsps/arm/shared/cache/cache-cp15.c
     65librtemsbsp_a_SOURCES += ../../../../../../bsps/arm/shared/cache/cache-v7ar-disable-data.S
    6566
    6667# I2C
  • c/src/lib/libbsp/arm/raspberrypi/Makefile.am

    rb0c2d48 r41a557bc  
    104104# Cache
    105105librtemsbsp_a_SOURCES += ../../../../../../bsps/arm/shared/cache/cache-cp15.c
     106librtemsbsp_a_SOURCES += ../../../../../../bsps/arm/shared/cache/cache-v7ar-disable-data.S
    106107
    107108# Start hooks
  • c/src/lib/libbsp/arm/realview-pbx-a9/Makefile.am

    rb0c2d48 r41a557bc  
    7373# Cache
    7474librtemsbsp_a_SOURCES += ../../../../../../bsps/arm/shared/cache/cache-cp15.c
     75librtemsbsp_a_SOURCES += ../../../../../../bsps/arm/shared/cache/cache-v7ar-disable-data.S
    7576
    7677# Start hooks
Note: See TracChangeset for help on using the changeset viewer.