Changeset 3a4ae6c in rtems for cpukit/score/cpu/unix


Ignore:
Timestamp:
Sep 11, 1995, 7:35:39 PM (26 years ago)
Author:
Joel Sherrill <joel.sherrill@…>
Branches:
4.10, 4.11, 4.8, 4.9, 5, master
Children:
ced11f99
Parents:
5072b07
Message:

The word "RTEMS" almost completely removed from the core.

Configuration Table Template file added and all tests
modified to use this. All gvar.h and conftbl.h files
removed from test directories.

Configuration parameter maximum_devices added.

Core semaphore and mutex handlers added and RTEMS API Semaphore
Manager updated to reflect this.

Initialization sequence changed to invoke API specific initialization
routines. Initialization tasks table now owned by RTEMS Tasks Manager.

Added user extension for post-switch.

Utilized user extensions to implement API specific functionality
like signal dispatching.

Added extensions to the System Initialization Thread so that an
API can register a function to be invoked while the system
is being initialized. These are largely equivalent to the
pre-driver and post-driver hooks.

Added the Modules file oar-go32_p5, modified oar-go32, and modified
the file make/custom/go32.cfg to look at an environment varable which
determines what CPU model is being used.

All BSPs updated to reflect named devices and clock driver's IOCTL
used by the Shared Memory Driver. Also merged clock isr into
main file and removed ckisr.c where possible.

Updated spsize to reflect new and moved variables.

Makefiles for the executive source and include files updated to show
break down of files into Core, RTEMS API, and Neither.

Header and inline files installed into subdirectory based on whether
logically in the Core or a part of the RTEMS API.

File:
1 edited

Legend:

Unmodified
Added
Removed
  • cpukit/score/cpu/unix/cpu.c

    r5072b07 r3a4ae6c  
    1818
    1919#include <rtems/system.h>
    20 #include <rtems/isr.h>
     20#include <rtems/core/isr.h>
    2121
    2222#include <stdio.h>
     
    187187}
    188188
     189/*PAGE
     190 *
     191 *  _CPU_ISR_Get_level
     192 */
     193
     194unsigned32 _CPU_ISR_Get_level( void )
     195{
     196  sigset_t sigset;
     197 
     198  sigprocmask( 0, 0, &sigset );
     199
     200  /*
     201   *  This is an educated guess based on ONLY ONE of the signals we
     202   *  disable/enable to mask ISRs.
     203   */
     204
     205  if ( sigismember( &sigset, SIGUSR1 ) )
     206    return 1;
     207  else
     208    return 0;
     209}
     210
    189211/*  _CPU_Initialize
    190212 *
     
    199221void _CPU_Initialize(
    200222  rtems_cpu_table  *cpu_table,
    201   void      (*thread_dispatch)      /* ignored on this CPU */
    202 )
    203 {
    204   if ( cpu_table == NULL )
    205     _CPU_Fatal_halt( RTEMS_NOT_CONFIGURED );
    206 
     223  void            (*thread_dispatch)      /* ignored on this CPU */
     224)
     225{
    207226  /*
    208227   *  The thread_dispatch argument is the address of the entry point
Note: See TracChangeset for help on using the changeset viewer.