Changeset 34f5067 in rtems for c/src/lib/libcpu/mips/shared/interrupts/isr_entries.S
- Timestamp:
- 03/08/02 16:32:39 (21 years ago)
- Branches:
- 4.10, 4.11, 4.8, 4.9, 5, master
- Children:
- 9d64bc73
- Parents:
- 2f89140
- File:
-
- 1 edited
Legend:
- Unmodified
- Added
- Removed
-
c/src/lib/libcpu/mips/shared/interrupts/isr_entries.S
r2f89140 r34f5067 28 28 ENDFRAME(exc_norm_code) 29 29 30 FRAME(exc_dbg_code,sp,0,ra) 31 la k0, _DBG_Handler /* debug interrupt */ 32 j k0 33 nop 34 ENDFRAME(exc_dbg_code) 35 30 36 /* XXX this is dependent on IDT/SIM and needs to be addressed */ 31 37 FRAME(exc_utlb_code,sp,0,ra)
Note: See TracChangeset
for help on using the changeset viewer.