Changeset 3393edc in rtems-libbsd


Ignore:
Timestamp:
08/11/23 05:37:35 (6 months ago)
Author:
Christian Mauderer <christian.mauderer@…>
Branches:
master
Children:
e07b74b
Parents:
af0fcc3
git-author:
Christian Mauderer <christian.mauderer@…> (08/11/23 05:37:35)
git-committer:
Christian Mauderer <christian.mauderer@…> (08/21/23 07:17:02)
Message:

bsp/imxrt: Enable cache handling

The BSP needs the CPU_DATA_CACHE_ALIGNMENT set to enable correct cache
handling in libbsd. Otherwise for example USB doesn't work reliable.

File:
1 edited

Legend:

Unmodified
Added
Removed
  • rtemsbsd/include/machine/rtems-bsd-cache.h

    raf0fcc3 r3393edc  
    4646  /* No cache */
    4747#elif defined(LIBBSP_ARM_ALTERA_CYCLONE_V_BSP_H) || \
    48   defined(LIBBSP_ARM_XILINX_ZYNQ_BSP_H) || (defined(LIBBSP_ARM_LPC32XX_BSP_H) && !defined(LPC32XX_DISABLE_MMU)) || defined(LIBBSP_ARM_IMX_BSP_H)
     48  defined(LIBBSP_ARM_XILINX_ZYNQ_BSP_H) || (defined(LIBBSP_ARM_LPC32XX_BSP_H) && !defined(LPC32XX_DISABLE_MMU)) || defined(LIBBSP_ARM_IMX_BSP_H) || defined(LIBBSP_ARM_IMXRT_BSP_H)
    4949  /* With cache, no coherency support in hardware */
    5050  #define CPU_DATA_CACHE_ALIGNMENT 32
Note: See TracChangeset for help on using the changeset viewer.