Changeset 1d2cfc0 in rtems


Ignore:
Timestamp:
11/27/00 16:59:57 (23 years ago)
Author:
Joel Sherrill <joel.sherrill@…>
Branches:
4.10, 4.11, 4.8, 4.9, 5, master
Children:
eb4c6c0
Parents:
a3cdac3
Message:

2000-11-27 Joel Sherrill <joel@…>

  • start/start.S, startup/bspstart.c: Not functional for CPU32 but hopefully will compile now and give a warning saying that the CPU32 variant needs work.
Location:
c/src/lib/libbsp/m68k/sim68000
Files:
3 edited

Legend:

Unmodified
Added
Removed
  • c/src/lib/libbsp/m68k/sim68000/ChangeLog

    ra3cdac3 r1d2cfc0  
     12000-11-27      Joel Sherrill <joel@OARcorp.com>
     2
     3        * start/start.S, startup/bspstart.c: Not functional for CPU32
     4        but hopefully will compile now and give a warning saying that
     5        the CPU32 variant needs work.
     6
    172000-11-09      Ralf Corsepius <corsepiu@faw.uni-ulm.de>
    28
  • c/src/lib/libbsp/m68k/sim68000/start/start.S

    ra3cdac3 r1d2cfc0  
    5656|
    5757
     58#if !defined(mcpu32)
    5859#define MAKE_EXCEPTION_VECTOR(n) V___##n: .long (_CPU_ISR_jump_table  + (n * 10))
    5960
     
    337338MAKE_EXCEPTION_VECTOR(254)
    338339MAKE_EXCEPTION_VECTOR(255)                               
     340#endif
    339341
    340342|
  • c/src/lib/libbsp/m68k/sim68000/startup/bspstart.c

    ra3cdac3 r1d2cfc0  
    6262  _M68k_Ramsize = (unsigned long)&_RamSize; /* RAM size set in linker script */
    6363
     64#if defined(cpu32)
     65#warning "do something about vectors!!!"
     66#endif
     67
    6468  /*
    6569   *  Clear interrupt sources.
Note: See TracChangeset for help on using the changeset viewer.